- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1955 > MSC8101VT1500F (Freescale Semiconductor)IC DSP 16BIT 250MHZ 332-FCPBGA PDF資料下載
參數(shù)資料
| 型號： | MSC8101VT1500F |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 94/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 16BIT 250MHZ 332-FCPBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | StarCore |
| 類型： | SC140 內(nèi)核 |
| 接口： | 通信處理器模塊（CPM） |
| 時鐘速率： | 300MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 75°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 332-BFBGA，F(xiàn)CPBGA |
| 供應(yīng)商設(shè)備封裝： | 332-FCBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Reset, Configuration, and EOnCE Event Signals
MSC8101 Technical Data, Rev. 19
Freescale Semiconductor
1-5
1.3 Reset, Configuration, and EOnCE Event Signals
CLKOUT
Output
Clock Out
The system bus clock.
DLLIN
Input
DLLIN
Synchronizes with an external device.
Note:
When the DLL is disabled, connect this signal to GND.
Table 1-4.
Reset, Configuration, and EOnCE Event Signals
Signal Name
Type
Signal Description
DBREQ
EE01
Input
Output
Debug Request
Determines whether to go into SC140 Debug mode when PORESET is deasserted.
Enhanced OnCE (EOnCE) Event 0
After PORESET is deasserted, you can configure EE0 as an input (default) or an output.
Debug request, enable Address Event Detection Channel 0, or generate an EOnCE event.
Detection by Address Event Detection Channel 0. Used to trigger external debugging equipment.
HPE
EE11
Input
Output
Host Port Enable
When this pin is asserted during PORESET, the Host port is enabled, the system data bus is 32 bits
wide, and the Host must program the reset configuration word.
EOnCE Event 1
After PORESET is deasserted, you can configure EE1 as an input (default) or an output.
Enable Address Event Detection Channel 1 or generate an EOnCE event.
Debug Acknowledge or detection by Address Event Detection Channel 1. Used to trigger external
debugging equipment.
EE21
Input
Output
EOnCE Event 2
After PORESET is deasserted, you can configure EE2 as an input (default) or an output.
Enable Address Event Detection Channel 2 or generate an EOnCE event or enable the Event
Counter.
Detection by Address Event Detection Channel 2. Used to trigger external debugging equipment.
EE31
Input
Output
EOnCE Event 3
After PORESET is deasserted, you can configure EE3 as an input (default) or an output. See the
emulation and debug chapter in the SC140 DSP Core Reference Manual for details on the ERCV
Register.
Enable Address Event Detection Channel 3 or generate one of the EOnCE events.
The DSP has read the EOnCE Receive Register (ERCV). Triggers external debugging equipment.
Table 1-3.
Clock Signals (Continued)
Signal Name
Type
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8103M1200F | DSP 16BIT 300MHZ CPM 332-FCPBGA |
| MSC8103VT1200F | IC DSP 16BIT 300MHZ 332-FCPBGA |
| MSC8112TVT2400V | DSP DUAL CORE 431-FCPBGA |
| MSC8113TVT4800V | DSP TRI-CORE 431-FCPBGA |
| MSC8122MP8000 | DSP 16BIT 500MHZ MULTI 431FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8102 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC81020 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC8102M4000 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102M4400 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102RM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。