參數(shù)資料
型號(hào): MSC8101VT1500F
廠商: Freescale Semiconductor
文件頁數(shù): 55/104頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 250MHZ 332-FCPBGA
標(biāo)準(zhǔn)包裝: 90
系列: StarCore
類型: SC140 內(nèi)核
接口: 通信處理器模塊(CPM)
時(shí)鐘速率: 300MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 75°C
安裝類型: 表面貼裝
封裝/外殼: 332-BFBGA,F(xiàn)CPBGA
供應(yīng)商設(shè)備封裝: 332-FCBGA(17x17)
包裝: 托盤
MSC8101 Technical Data, Rev. 19
2-14
Freescale Semiconductor
Physical and Electrical Specifications
11g
TS set-up time before the 50% level of the DLLIN rising edge
5.0
ns
11h
BG set-up time before the 50% level of the DLLIN rising edge
4.5
ns
12
Data bus set-up time before the 50% level of the DLLIN rising edge in Normal
Pipeline mode
Non-pipeline mode
2.5
5.0
ns
13
Data bus set-up time before the 50% level of the DLLIN rising edge in ECC and PARITY modes
Pipeline mode
Non-pipeline mode
2.5
8.0
ns
14
DP set-up time before the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
4.0
9.0
ns
15a
Address bus set-up time before the 50% level of the DLLIN rising edge
Extra cycle mode (SIUBCR[EXDD] = 0)
Non-extra cycle mode (SIUBCR[EXDD] = 1)
5.0
8.0
ns
15b
Address attributes: TT/TBST/TSIZ/GBL set-up time before the 50% level of the DLLIN rising edge
Extra cycle mode (SIUBCR[EXDD] = 0)
Non-extra cycle mode (SIUBCR[EXDD] = 1)
5.0
5.5
ns
161
PUPMWAIT/IRQ signals set-up time before the 50% level of the DLLIN rising edge
3.0
ns
Notes:
1.
The set-up time for these signals is for synchronous operation. Any set-up time can be used for asynchronous operation.
2.
Input specifications are measured from the 50% level of the rising edge of DLLIN to the 50% level of the signal. Timings are
measured at the pin.
Table 2-17.
AC Timing for SIU Outputs
No.
Characteristic
Min.
Maximum2
Units
30 pF
50 pF
31a
TA delay from the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
1.0
5.0
4.0
6.5
5.5
ns
31b
TEA delay from the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
1.0
3.0
3.5
4.5
5.0
ns
31c
PSDVAL delay from the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
1.0
4.0
3.5
5.5
5.0
ns
32a
Address bus delay from the 50% level of the DLLIN rising edge
Multi master mode (SIUBCR[EBM] = 1)
Single master mode (SIUBCR[EBM] = 0)
1.0
6.3
5.5
7.8
7.0
ns
32b
Address attributes: TT/TBST/TSIZ/GBL delay from the 50% level of the DLLIN rising edge
1.0
5.5
7.0
ns
32c
BADDR delay from the 50% level of the DLLIN rising edge
1.0
3.5
5.0
ns
33a
Data bus delay from the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
1.0
5.0
6.0
6.5
7.5
ns
33b
DP delay from the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
1.0
4.0
6.5
5.5
8.0
ns
34
Memory controller signals/ALE delay from the 50% level of the DLLIN rising edge
1.0
5.5
7.0
ns
35a
DBG/BR/DBB delay from the 50% level of the DLLIN rising edge
1.0
4.0
5.5
ns
35b
AACK/ABB/CS delay from the 50% level of the DLLIN rising edge
1.0
4.5
6.0
ns
Table 2-16.
AC Timing for SIU Inputs
No.
Characteristic
Value2
Units
相關(guān)PDF資料
PDF描述
MSC8103M1200F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8103VT1200F IC DSP 16BIT 300MHZ 332-FCPBGA
MSC8112TVT2400V DSP DUAL CORE 431-FCPBGA
MSC8113TVT4800V DSP TRI-CORE 431-FCPBGA
MSC8122MP8000 DSP 16BIT 500MHZ MULTI 431FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8102 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102M4400 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102RM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor