參數(shù)資料
型號： MSC1202Y3RHHT
廠商： TEXAS INSTRUMENTS INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36
封裝： GREEN, PLASTIC, QFN-36
文件頁數(shù)： 25/93頁
文件大?。?/td> 1093K
代理商： MSC1202Y3RHHT
MSC1200
MSC1201
MSC1202
SBAS317E APRIL 2004 REVISED MAY 2006
www.ti.com
31
1) SS Asserted
2) First SCK Edge
3) CNTIF Set (dependent on CPHA bit)
4) SS Negated
SCK Cycle #
MSB
6
54
321
LSB
MSB
654
3
2
1
LSB
SlaveCPHA = 0Transfer inProgress
2
4
3
1
123
4
5
6
7
8
SlaveCPHA = 1Transfer inProgress
Sample Input
(CPHA = 0) Data Out
(CPHA = 1) Data Out
Sample Input
SS to Slave
SCK (CPOL = 0)
SCK (CPOL = 1)
Figure 18. SPI Timing Diagram
The SS pin can be used to control the output of data on
DOUT when the MSC120x is in slave mode. The SS
function is enabled or disabled by the ESS bit of the
SPICON SFR. When enabled, the SS input of a slave
device must be externally asserted before a master device
can exchange data with the slave device. SS must be low
before data transactions and must stay low for the duration
of the transaction. When SS is high, data will not be shifted
into the shift register, nor will the counter increment. When
SPI is enabled, SS also controls the drive of the line DOUT
(P1.2). When SS is low in slave mode, the DOUT pin will
be driven and when SS is high, DOUT will be high
impedance.
The SPI generates interrupt ECNT (AIE.2) to indicate that
the transfer/reception of the byte is complete. The interrupt
goes high whenever the counter value is equal to 8
(indicating that eight SCKs have occurred). The interrupt
is cleared on reading or writing to the SPIDATA register.
During the data transfer, the actual counter value can be
read from the SPICON SFR.
Power Down
The SPI is powered down by the PDSPI bit in the power
control register (PDCON). This bit needs to be cleared to
enable the SPI function. When the SPI is powered down,
pins P1.2, P1.3, P1.4, and P3.6 revert to general-purpose
I/O pins.
Application Flow
This section explains the typical application usage flow of
SPI in master and slave modes.
Master Mode Application Flow
1.
Configure the port pins.
2.
Configure the SPI.
3.
Assert SS to enable slave communication (if
applicable).
4.
Write data to SPIDATA.
5.
Generate eight SCKs.
6.
Read the received data from SPIDATA.
Slave Mode Application Flow
1.
Configure the ports pins.
2.
Enable SS (if applicable).
3.
Configure the SPI.
4.
Write data to SPIDATA.
5.
Wait for the Count Interrupt (eight SCKs).
6.
Read the data from SPIDATA.
CAUTION:
If SPIDATA is not read before the next SPI
transaction, the ECNT interrupt will be removed
and the previous data will be lost.
相關(guān)PDF資料
PDF描述
MSC1202Y2RHHT 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36
MSC1202Y3RHHRG4 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36
MSC1201Y3RHHR 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36
MSC1201Y2RHHRG4 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36
MSC1202Y2RHHRG4 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC1202Y3RHHTG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MSC1205 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:32-Bit Duplex Controller/Driver with Digital Dimming Function
MSC1208 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:23-bit x 2 Duplex Controller/Driver with Digital Dimming and Keyscan Function
MSC1209 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:42-Bit Vacuum Fluorescent Display Tube Driver with Digital Dimming Function
MSC1210 制造商:TI 制造商全稱:Texas Instruments 功能描述:Precision Analog-to-Digital Converter (ADC) with 8051 Microcontroller and Flash Memory
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*