- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC9990FAR2 (MOTOROLA INC) PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 PDF資料下載
參數(shù)資料
| 型號： | MPC9990FAR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 203K |
| 代理商： | MPC9990FAR2 |
MPC9990
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
290
Table 3: Output Frequency Relationship for an Example Configuration
ASEL[0]
ASEL[1]
BSEL
f QAn
f QBn
f QFB
QSYNC
0
CLK
L
0
1
0
CLK
B 2
CLK
B 2
CLK
enabled
1
0
CLK x 3
B 4
CLK x 3
B 4
CLK
enabled
1
0
CLK x 4
B 5
CLK x 4
B 5
CLK
enabled
0
1
CLK
L
0
1
CLK
B 2
CLK
enabled
1
0
1
CLK x 3
B 4
CLK
enabled
1
CLK x 4
B 5
CLK
enabled
Table 4: Function Table (Controls)
Control Pin
0
1
TEST
PLL enabled
PLL bypassed (Static test mode)
MR
Reset (Internal logic and PLL)
Normal operation mode
OE
Outputs disabled (QX = L, QX = H),
except QFB, QFB
Outputs enabled
VCO_SEL
High frequency operation (VCO
frequency range from 600 to 1150 MHz)
Low frequency operation (VCO
frequency range from 300 to 575 MHz)
Figure 4. QSYNC Phase Relation Diagram
QAx
QFB
QSYNC
The MPC9990 QSYNC output is designed for system syn-
chronization purpose. The output frequency relationship be-
tween the QA–bank and the QFB–output (see table 3) controls
the status of QSYNC. The internal QSYNC pulse circuitry is
enabled if the frequency relationship between the QA–banks
and QFB is not an integer multiple of each other (fQA:fQFB =
1:2, 3:4 and 4:5) (see table 3). QSYNC is asserted (logic high
pulse) centered on coincident rising edges at the QA–bank
outputs and QFB. The QSYNC output transitions at the falling
edges of QFB (assertion at the last falling edge of QFB prior to
the coincident edge event, deassertion at the next falling edge
of QFB). The QSYNC output pulse width is equal to period of
the QFB output (see figure 4, also see the max. skew specifi-
cation QFB to QSYNC).
If BSEL=1 and the PLL is frequency and phase locked,
QSYNC output pulses occur centered on coincident edges be-
tween the QA–bank and QB–bank outputs (offset by the feed-
back path delay) due to the fixed relationship between CLK,
QFB and QB bank outputs.
Table 5: ABSOLUTE MAXIMUM RATINGS*
Symbol
Characteristics
Min
Max
Units
Condition
VCCA
Analog power supply
–0.5
3.6
V
VCC
Core power supply
–0.5
3.6
V
VCCO
Output power supply
–0.5
3.6
V
VIN
Input voltage
–0.5
VCC + 0.3
V
IIN
Input current
–1.0
1.0
mA
DC
IOUT
Output current
–50
50
mA
DC
TS
Storage temperature
–50
150
°C
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or condi-
tions beyond those indicated may adversely affect device reliability. Functional operation at absolute–maximum–rated conditions is not implied.
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPDU281-2.0 | SILICON DELAY LINE, PDIP16 |
| MPDU282-2.0 | SILICON DELAY LINE, PDIP16 |
| MPDU482-4.5 | SILICON DELAY LINE, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9992 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3 DIFFRERENTIAL ECL/PECL PLL CLOCK GENERATOR |
| MPC9992AC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9992ACR2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9992FA | 功能描述:鎖相環(huán) - PLL 2.5 3.3V 400MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MPC9992FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。