- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371134 > MPC2105CDG66 (MOTOROLA INC) 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms PDF資料下載
參數(shù)資料
| 型號： | MPC2105CDG66 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| 中文描述： | 64K X 72 CACHE SRAM MODULE, 9 ns, PDMA178 |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 229K |
| 代理商： | MPC2105CDG66 |
MPC2105C
MPC2106C
14
MOTOROLA FAST SRAM
TAG RAM MATCH CYCLE
Tag RAM
Parameter
Symbol
Min
Max
Unit
Clock High Write to MATCH Invalid
tKHML
tKHMV
tAVMV
tAXMX
tGLML
tGHMX
—
7
ns
Clock High Read to MATCH Valid
—
10
ns
Address Valid to MATCH Valid
—
10
ns
MATCH Valid Hold from Address Change
2
—
ns
TG Low to MATCH Invalid
—
7
ns
TG High to MATCH Valid
—
8
ns
TAG RAM RESET (TCLR) CYCLE
Tag RAM
Parameter
Symbol
Min
Max
Unit
TCLR Setup Time
tSTC
tHTC
tSRST
tSHRS
tRSML
tRSMV
tRSQZ
tRSQX
tPDSR
tRHWX
4
—
ns
TCLR Hold Time
1
—
ns
Status Bit Reset Time
—
60
ns
Status Bit Hold from TCLR Low
2
—
ns
TCLR Low to MATCH Invalid
—
10
ns
TCLR High to MATCH Valid
—
100
ns
TCLR Low to TAG High–Z
—
10
ns
TCLR High to TAG Active
—
100
ns
STANDBY Setup to TCLR Low
30
—
ns
TCLR High to TWE Low
80
—
ns
OUTPUT
Z0 = 50
50
VL = 1.5 V
TIMING LIMITS
The table of timing values shows either a minimum or
a maximum limit for each parameter. Input requirements
are specified from the external system point of view.
Thus, address setup time is shown as a minimum since
the system must supply at least that much time. On the
other hand, responses from the memory are specified
from the device point of view. Thus, the access time is
shown as a maximum since the device never provides
data later than that time.
Figure 1. AC Test Load
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC2105C | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106ASG66 | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106SG66 | 256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105A | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106CDG66 | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC2105PDG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105SG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106ASG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106BSG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106CDG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。