
ML66517 Family User’s Manual
Chapter 10
3-Phase PWM Function
10 – 8
(8) 3-phase output active level setting register (ACL3R)
The 3-phase output active level setting register (ACL3R) consists of 6 bits that specify polarity of the output
signals from each 3-phase PWM output pin.
If reset to “0”, low active is selected, and if set to “1”, high active output is selected.
If low active is set, in the case of PWM output, the size comparison output of the 3-phase PWM counter
(PW3C) with the phase duty setting registers (PW3nR: n = U, V, W) is output to the pins; in the case of
level output, the level set by OUT3R is output to the pins. If high active is set, inverted values are output to
the pins. The relation between ACL3R settings and pin output is shown in Figure 10-5 and Table 10-2.
The following bits and pins correspond to each other: bit 0 (PWUAC) and the PWMU pin, bit 1
(PWUBAC) and the PWMUB pin, bit 2 (PWVAC) and the PWMV pin, bit 3 (PWVBAC) and the PWMVB
pin, bit 4 (PWWAC) and the PWMW pin, and bit 5 (PWWBAC) and the PWMWB pin.
The program can read from and write to ACL3R. However, write operations to the upper 2 bits are invalid.
If read, the upper 2 bits are always “1”.
When reset (
RES signal input, execution of a BRK instruction, overflow of the watchdog timer, opcode
trap), ACL3R becomes C0H.
Figure 10-6 shows the configuration of ACL3R.
Figure 10-5
Pin Output When PWM Output Is Set
Table 10-2
Pin Output When Level Output Is Set
OUT3R (output level) setting
ACL3R setting
(active level setting)
“0”
“1”
“0”
(low active)
Low-level output
High-level output
“1”
(high active)
High-level output
Low-level output
Size
comparison
output
Size
comparison
output
Output of
each pin
Size
comparison
output
Output of
each pin
Size
comparison
output
Size
comparison
output
Output of
each pin
Size
comparison
output
Output of
each pin
Mode 3
Mode 2
Mode 1
ACL3R setting
(active level setting)
“0”
(low active)
“1”
(high active)
Positive phase
Reverse phase
output