參數(shù)資料
型號: MCIMX31VMN5CR2
廠商: Freescale Semiconductor
文件頁數(shù): 99/122頁
文件大?。?/td> 0K
描述: IC MPU MAP I.MX31L 473-MAPBGA
標準包裝: 750
系列: i.MX31
核心處理器: ARM11
芯體尺寸: 32-位
速度: 532MHz
連通性: 1 線,ATA,EBI/EMI,F(xiàn)IR,I²C,MMC/SD,PCMCIA,SIM,SPI,SSI,UART/USART,USB,USB OTG
外圍設備: DMA,LCD,POR,PWM,WDT
程序存儲器類型: ROMless
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 1.22 V ~ 3.3 V
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 473-LFBGA
包裝: 帶卷 (TR)
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
78
Freescale Semiconductor
Electrical Characteristics
The DISP#_IF_CLK_PER_WR, DISP#_IF_CLK_PER_RD, HSP_CLK_PERIOD,
DISP#_IF_CLK_DOWN_WR, DISP#_IF_CLK_UP_WR, DISP#_IF_CLK_DOWN_RD,
DISP#_IF_CLK_UP_RD and DISP#_READ_EN parameters are programmed via the
DI_DISP#_TIME_CONF_1, DI_DISP#_TIME_CONF_2 and DI_HSP_CLK_PER Registers.
4.3.15.5.3
Serial Interfaces, Functional Description
The IPU supports the following types of asynchronous serial interfaces:
3-wire (with bidirectional data line)
4-wire (with separate data input and output lines)
5-wire type 1 (with sampling RS by the serial clock)
5-wire type 2 (with sampling RS by the chip select signal)
Figure 61 depicts timing of the 3-wire serial interface. The timing images correspond to active-low
DISPB_D#_CS signal and the straight polarity of the DISPB_SD_D_CLK signal.
For this interface, a bidirectional data line is used outside the device. The IPU still uses separate input and
output data lines (IPP_IND_DISPB_SD_D and IPP_DO_DISPB_SD_D). The I/O mux should provide
joining the internal data lines to the bidirectional external line according to the IPP_OBE_DISPB_SD_D
signal provided by the IPU.
Each data transfer can be preceded by an optional preamble with programmable length and contents. The
preamble is followed by read/write (RW) and address (RS) bits. The order of the these bits is
programmable. The RW bit can be disabled. The following data can consist of one word or of a whole
burst. The interface parameters are controlled by the DI_SER_DISP1_CONF and DI_SER_DISP2_CONF
Registers.
Figure 61. 3-Wire Serial Interface Timing Diagram
Figure 62 depicts timing of the 4-wire serial interface. For this interface, there are separate input and output
data lines both inside and outside the device.
Preamble
DISPB_D#_CS
DISPB_SD_D_CLK
DISPB_SD_D
RW
RS
Input or output data
D7
D6
D5
D4
D3
D2
D1
D0
1 display IF
clock cycle
1 display IF
clock cycle
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MX31
Product
Family
相關(guān)PDF資料
PDF描述
MCIMX353CJQ5CR2 MULTIMEDIA PROCESSOR 400-MAPBGA
MCIMX356AJM5BR2 IC MPU IMX35 ARM11 400MAPBGA
MCIMX515DJZK8C IC MPU I.MX51 527MAPBGA
MCIMX537CVV8B MULTIMEDIA PROC 529-TEPBGA
MCP2003-E/MD TXRX LIN BUS BIDIRECT 8DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX31WPDK 功能描述:開發(fā)板和工具包 - ARM I.MX31 WINCE PDK RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX32LVK5 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Bulk
MCIMX32VK5 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Tape and Reel
MCIMX32VK5R2 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Tape and Reel
MCIMX35 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor for Automotive Products