參數(shù)資料
型號： MCF5327
廠商： 飛思卡爾半導體(中國)有限公司
英文描述： Microprocessor Data Sheet
中文描述： 微處理器數(shù)據(jù)表
文件頁數(shù)： 26/48頁
文件大?。?/td> 922K
代理商： MCF5327
MCF5329 ColdFire
Microprocessor Data Sheet, Rev. 0.1
Preliminary
Preliminary Electrical Characteristics
Freescale Semiconductor
26
SD4
Pulse Width Low
t
SDCKH
0.45
0.55
SD_CLK
4
SD5
Address, SD_CKE, SD_CAS, SD_RAS, SD_WE, SD_BA,
SD_CS[1:0] - Output Valid
t
SDCHACV
—
0.5
×
SD_CLK
+ 1.0
ns
SD6
Address, SD_CKE, SD_CAS, SD_RAS, SD_WE, SD_BA,
SD_CS[1:0] - Output Hold
t
SDCHACI
2.0
—
ns
SD7
SD_SDR_DQS Output Valid
t
DQSOV
—
Self timed
ns
5
SD8
SD_DQS[3:0] input setup relative to SD_CLK
t
DQVSDCH
0.25
×
SD_CLK
0.40
×
SD_CLK
ns
6
SD9
SD_DQS[3:2] input hold relative to SD_CLK
t
DQISDCH
Does not apply. 0.5
×
SD_CLK fixed
width.
7
SD10
Data (D[31:0]) Input Setup relative to SD_CLK (reference
only)
t
DVSDCH
0.25
×
SD_CLK
—
ns
8
SD11
Data Input Hold relative to SD_CLK (reference only)
t
DISDCH
1.0
—
ns
SD12
Data (D[31:0]) and Data Mask(SD_DQM[3:0]) Output Valid
t
SDCHDMV
—
0.75
×
SD_CLK
+ 0.5
ns
SD13
Data (D[31:0]) and Data Mask (SD_DQM[3:0]) Output Hold
t
SDCHDMI
1.5
—
ns
NOTES:
1
The device supports same frequency of operation for both FlexBus and SDRAM clock operates as that of the internal bus clock.
Please see the PLL chapter of the
MCF5329 Reference Manual
for more information on setting the SDRAM clock rate.
2
SD_CLK is one SDRAM clock in (ns).
3
Pulse width high plus pulse width low cannot exceed min and max clock period.
4
Pulse width high plus pulse width low cannot exceed min and max clock period.
5
SD_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation
from this guideline is expected. SD_DQS will only pulse during a read cycle and one pulse will occur for each data beat.
6
SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle
variation from this guideline is expected. SDR_DQS will only pulse during a read cycle and one pulse will occur for each data
beat.
7
The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does
not affect the memory controller.
8
Since a read cycle in SDR mode still uses the DQS circuit within the device, it is most critical that the data valid window be
centered 1/4 clk after the rising edge of DQS. Ensuring that this happens will result in successful SDR reads. The input setup
spec is just provided as guidance.
Table 11. SDR Timing Specifications (continued)
Symbol
Characteristic
Symbol
Min
Max
Unit
Notes
相關(guān)PDF資料
PDF描述
MCF5372 Microprocessor Data Sheet
MCF5470 MCF547x Integrated Microprocessor Electrical Characteristics
MCF5480 MCF548x ColdFire㈢ Microprocessor
MCIMX27 Multimedia Applications Processor(多媒體應(yīng)用處理器)
MCIMX31_07 Multimedia Applications Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCF5327CVM240 功能描述:微處理器 - MPU MCF5329 V2-CORE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MCF5327CVM240J 制造商:Freescale Semiconductor 功能描述:MPC5XXX RISC 32-BIT CMOS 240MHZ 196-PIN MA-BGA TRAY - Trays
MCF5328 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF53281 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF53281CVM240 功能描述:微處理器 - MPU MCF5329 DRAGONFIRE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*