參數資料
型號: MCF5208_07
廠商: 飛思卡爾半導體(中國)有限公司
英文描述: Microprocessor Data Sheet
中文描述: 微處理器數據表
文件頁數: 32/46頁
文件大?。?/td> 480K
代理商: MCF5208_07
MCF5208 ColdFire
Microprocessor Data Sheet, Rev. 1
Electrical Characteristics
Freescale Semiconductor
32
5.8.2
DDR SDRAM AC Timing Characteristics
When using the SDRAM controller in DDR mode, the following timing numbers must be followed to
properly latch or drive data onto the memory bus. All timing numbers are relative to the four DQS byte
lanes. The following timing numbers are subject to change at anytime, and are only provided to aid in early
board design. Please contact your local Freescale representative if questions develop.
Table 13. DDR Timing Specifications
Num
Characteristic
Symbol
Min
Max
Unit
Notes
Frequency of Operation
TBD
83.33
Mhz
1
NOTES:
1
The frequency of operation is 2x or 4x the FB_CLK frequency of operation. FlexBus and SDRAM clock operate at the same
frequency as the internal bus clock.
2
SD_CLK is one SDRAM clock in (ns).
3
Pulse width high plus pulse width low cannot exceed min and max clock period.
4
Command output valid should be 1/2 the memory bus clock (SD_CLK) plus some minor adjustments for process, temperature, and
voltage variations.
5
This specification relates to the required input setup time of today’s DDR memories. The device’s output setup should be larger
than the input setup of the DDR memories. If it is not larger, the input setup on the memory is in violation.
MEM_DATA[31:24] is relative to MEM_DQS[3], MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to
MEM_DQS[1], and MEM_[7:0] is relative MEM_DQS[0].
6
The first data beat is valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats are valid
for each subsequent DQS edge.
DD1
Clock Period (SD_CLK)
t
DDCK
12
TBD
ns
2
DD2
Pulse Width High
t
DDCKH
0.45
0.55
SD_CLK
3
DD3
Pulse Width Low
t
DDCKL
0.45
0.55
SD_CLK
3
DD4
Address, SD_CKE, SD_CAS, SD_RAS, SD_WE,
SD_CS[1:0] - Output Valid
t
SDCHACV
0.5
×
SD_CLK
+ 1.0
ns
4
DD5
Address, SD_CKE, SD_CAS, SD_RAS, SD_WE,
SD_CS[1:0] - Output Hold
t
SDCHACI
2.0
ns
DD6
Write Command to first DQS Latching Transition
t
CMDVDQ
1.25
SD_CLK
DD7
Data and Data Mask Output Setup (DQ-->DQS)
Relative to DQS (DDR Write Mode)
t
DQDMV
1.5
ns
5
6
DD8
Data and Data Mask Output Hold (DQS-->DQ)
Relative to DQS (DDR Write Mode)
t
DQDMI
1.0
ns
7
DD9
Input Data Skew Relative to DQS (Input Setup)
t
DVDQ
1
ns
8
DD10
Input Data Hold Relative to DQS.
t
DIDQ
0.25
×
SD_CLK
+ 0.5ns
ns
9
DD11
DQS falling edge from SDCLK rising (output hold time)
t
DQLSDCH
0.5
ns
DD12
DQS input read preamble width (t
RPRE
)
t
DQRPRE
0.9
1.1
SD_CLK
DD13
DQS input read postamble width (t
RPST
)
t
DQRPST
0.4
0.6
SD_CLK
DD14
DQS output write preamble width (t
WPRE
)
t
DQWPRE
0.25
SD_CLK
DD15
DQS output write postamble width (t
WPST
)
t
DQWPST
0.4
0.6
SD_CLK
相關PDF資料
PDF描述
MCF5208 Microprocessor Data Sheet
MCF52110 ColdFire Microcontroller
MCF5211 ColdFire Microcontroller
MCF52211 ColdFire Microcontroller
MCF52221 Microcontroller Data Sheet
相關代理商/技術參數
參數描述
MCF5208CAB166 功能描述:32位微控制器 - MCU MPC5208 MINIME 160 MQFP RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
MCF5208CVM166 功能描述:IC MCU 32-BIT 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MCF520x 標準包裝:330 系列:- 核心處理器:- 芯體尺寸:8/16-位 速度:40MHz 連通性:UART/USART 外圍設備:DMA,PWM,WDT 輸入/輸出數:32 程序存儲器容量:- 程序存儲器類型:外部程序存儲器 EEPROM 大小:- RAM 容量:- 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-BQFP 包裝:管件
MCF5208CVM166J 功能描述:32位微控制器 - MCU ColdFire Micro-Proc RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
MCF5208EC 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF5208EC_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5208 ColdFire? Microprocessor Data Sheet