參數(shù)資料
型號： MCBOE32GQAPQ-MWA
元件分類： 存儲控制器/管理單元
英文描述： FLASH MEMORY DRIVE CONTROLLER, PBGA
封裝： FBGA
文件頁數(shù)： 13/65頁
文件大小： 799K
代理商： MCBOE32GQAPQ-MWA
NAND Flash-based Solid State Disk
20
Sep. 27. 2006
Table 2 - PIO data transfer to/from device
NOTE:
1. t0 is the minimum total cycle time, t2 is the minimum DIOR-/DIOW- assertion time, and t21 is the minimum DIOR-/DIOW- negation time. A host imple-
mentation shall lengthen t2 and/or t2i to ensure that t0 is equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device
implementation shall support any legal host implementation.
2. This parameter specifies the time from the negation edge of DIOR- to the time that the data bus is released by the device.
3. The delay from the activation of DIOR- or DIOW- until the state of IORDY is first sampled. If IORDY is inactive then the host shall wait until IORDY is
active before the PIO cycle is completed. If the device is not driving IORDY negated at the tA after the activation of DIOR- or DIOW-, then t5 shall be met
and tRD is not applicable. If the device is driving IORDY negated at the time tA after the activation of DIOR- or DIOW-, then tRD shall be met and t5 is not
applicable.
4. Mode may be selected at the highest mode for the device if CS(1:0) and AD(2:0) do not change between read or write cycles or selected at the high-
est mode supported by the slowest device if CS(1:0) or AD(2:0) do change between read or write cycles.
PIO timing parameters
Mode 0ns Mode 1ns Mode 2ns Mode 3ns Mode 4ns
Note
t0
Cycle time
min
600
383
240
180
120
1,4
t1
Address valid to DIOR-/DIOW- setup
min
70
50
30
25
t2
DIOR-/DIOW-
min
165
125
100
80
70
1
t2i
DIOR-/DIOW- recovery time
min
-
70
25
1
t3
DIOW- data setup
min
60
45
30
20
t4
DIOW- data hold
min
30
20
15
10
t5
DIOR- data setup
min
50
35
20
t6
DIOR- data hold
min
5
t6Z
DIOR- data tristate
max
30
2
t9
DIOR-/DIOW- to address valid hold
min
20
15
10
tRD
Read Data Valid to IORDY active
(if IORDY initially low after tA )
min
0
000
tA
IORDY setup time
35
3
tB
IORDY pulse width
max
1250
tC
IORDY assertion to release
max
5
相關(guān)PDF資料
PDF描述
MC8DE08GQAPR-MWA FLASH MEMORY DRIVE CONTROLLER, PBGA
MCC3E0RX180WB0B 180 MHz, RISC PROCESSOR, CBGA728
MCCF68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MCW68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MCD214FU 768 X 560 PIXELS CRT GRPH DSPL CTLR, PQFP160
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCBQE25G5MPQ-0VA03 制造商:Samsung Semiconductor 功能描述:SSD 25G 2.5 - Trays
MCBQE32G5MPP-03A00 制造商:Samsung Semiconductor 功能描述:32GB 2.5" SSD PATA SLC PS400 NEW880X LQFP - Trays
MCBQE32G5MPP-0VA03 制造商:Samsung Semiconductor 功能描述:32GB 2.5" SSD SATA II - Trays
MCBQE32G5MPQ-0VA03 制造商:Samsung Semiconductor 功能描述:32GB 2.5" SSD SATA II - Trays
MCBQE32G8MPP-0VA00 制造商:Samsung Semiconductor 功能描述:1.8" 32GB SSD - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*