- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3954 > MC68MH360ZQ25L (Freescale Semiconductor)IC MPU QUICC 25MHZ 357-PBGA PDF資料下載
參數(shù)資料
| 型號： | MC68MH360ZQ25L |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 124/158頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU QUICC 25MHZ 357-PBGA |
| 標準包裝： | 44 |
| 系列： | M683xx |
| 處理器類型： | M683xx 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 357-BBGA |
| 供應商設備封裝： | 357-PBGA（25x25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁當前第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
QMC Supplement
3
IDL
Idle
0 = No IDL event has occurred.
1 = The channel’s receiver has identied the rst occurrence of HDLC idle (FFFE) after any
non-idle pattern.
IDL interrupts are not generated in transparent mode.
4
Reserved
5–9
Channel
Number
This 5-bit eld identies the requesting logical channel index (0–31).
10
MRF
Maximum receive frame length violation—This interrupt occurs in HDLC mode when more
than MFLR number bytes are received. As soon as MFLR is exceeded, this interrupt is
generated and the remainder of the frame is discarded. At this point the receive buffer is not
closed and the reception process continues. The receive buffer is closed upon detecting a
ag. The length eld written to this buffer descriptor is the entire number of bytes received
between the two ags.
MRF interrupts are not generated in transparent mode.
Note: The MRF interrupt is generated directly when the MFLR value is a multiple of 4 bytes.
The checking of this is done on a long-word boundary whenever the SDMA transfers 32 bits to
memory. If MFLR is not aligned to 4x bytes, this interrupt may be 1- to 3-byte timings late for
this channel. In any case, the violation can be checked to any number of bytes. The last entry
in the data buffer is always a full long word.
11
UN
Tx no data
0 = No UN event has occurred.
1 = There is no valid data to send to the transmitter. The transmitter sends an abort indication
consisting of 16 consecutive 1’s and then sends idles or ags according to the protocol and
the channel mode register setting. This error occurs when a transmit channel has no data
buffer ready for a multibuffer transmission already in progress. Transmission of a frame is a
continuous bitstream without gaps or interruption. When a buffer is not ready in the middle
of this sequence, it is an error situation. This can be viewed as channel underrun. The
transmitter for this channel is stopped. See Section 6.3, “Restarting the Transmitter,” for
recovery information.
12
RXF
Rx frame
0 = No RXF event has occurred.
1 = A complete HDLC frame is received. Data is stored in external memory and the buffer
descriptor is updated. If during frame reception an abort sequence of at least seven 1’s is
detected, the buffer is closed and both RXB and RXF are reported along with the AB in the
buffer descriptor.
As a result of end-of-frame, the global frame counter GRFCNT is decremented for interrupt
generation. This counter is decremented on RXF only, regardless if the RXF was caused by
correct closing or due to an error.
RXF interrupts are not generated in transparent mode.
13
BSY
Busy
0 = No BSY event has occurred.
1 = A frame was received but was discarded due to lack of buffers. This can be viewed as
channel overrun. After a busy condition, the receiver for this channel is disabled and no
more data is transferred to memory. Receiver restart is described in Section 6.4,
“Restarting the Receiver.”
Table 4-2. Interrupt Table Entry Field Descriptions (Continued)
Field
Name
Description
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| 346-012-521-201 | CARDEDGE 12POS DUAL .125 GREEN |
| MC68MH360ZQ25LR2 | IC MPU QUICC 25MHZ 357-PBGA |
| MC68MH360ZQ33LR2 | IC MPU QUICC 33MHZ 357-PBGA |
| IDT70V5378S100BG | IC SRAM 576KBIT 100MHZ 272BGA |
| MC7448HX1000LD | IC MPU RISC 32BIT 360-FCCBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68MH360ZQ25LR2 | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68MH360ZQ25VL | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68MH360ZQ33L | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68MH360ZQ33LR2 | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68P11E1CFN2R2 | 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。