參數(shù)資料
型號: MC68MH360AI25VL
廠商: Freescale Semiconductor
文件頁數(shù): 3/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 25MHZ 240-FQFP
標(biāo)準(zhǔn)包裝: 24
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-FQFP(32x32)
包裝: 托盤
QMC Supplement
Note the ENT bit is initially cleared, but then must be set when the channel is ready to start
transmitting. Similarly, the POL bit is initially cleared, but then must be set each time a
buffer descriptor is enabled to transmit. Example settings are as follows:
ch[x].CHAMR.MODE = 1;
/* select HDLC */
ch[x].CHAMR.IDLM = 0;
/* no idles between frames */
ch[x].CHAMR.ENT = 1;
/* enable channel xmit */
ch[x].CHAMR.CRC = 1;
/* select 32-bit CRC */
ch[x].CHAMR.NOF = 7;
/* 7 flags between frames */
ch[x].CHAMR.POL = 1;
/* enable polling by RISC */
Step 21. Initialize the SCCE register. From reset, SCCEx will be zero requiring no
initialization. However, if required, it can be cleared by writing a 1 in each of the status bits.
See Section 4.1, “Global Error Events,” for more information.
SCCE1 = 0xF;
/* clear all interrupts */
Step 22. Initialize the mask register, SCCMx. Any interrupts which are not used should be
masked in the SCCM register. SCC interrupts should be enabled using the CIMR register,
if required. The CIMR register is dened on page 7-381 of the MC68360 User’s Manual
and page 16-483 of the MPC860 User’s Manual.
SCCM1 = 0xF;
/* enable all interrupts */
CIMR.SCC1 = 1;
/* SCC1 interrupts enabled */
Step 23. Enable the transmitter (ENT bit) and the receiver (ENR bit) in the general SCC
mode register (GSMR).
GSMR_L1.ENR = 1;
/* enable receiver */
GSMR_L1.ENT = 1;
/* enable transmit */
6.2 68MH360 T1 Example
/* This is an example of transmitting and receiving on four
*/
/* HDLC channels in loopback mode. */
/* Equipment : SBC360 Evaluation Board with QUICC32 */
/* (T1MH.C) */
void *const stdout = 0;
/* standard output device */
#include <string.h>
/* string functions */
#include <stdio.h>
/* I/O functions */
#define qmc1
/* SCC1 is multichannel comm */
#include "68360.h"
/* dual-ported RAM equates */
struct dprbase *pdpr;
/* pointer to dual-ported RAM */
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
IDT7006S17PF8 IC SRAM 128KBIT 17NS 64TQFP
IDT7006S15PF8 IC SRAM 128KBIT 15NS 64TQFP
IDT70V06S35J8 IC SRAM 128KBIT 35NS 68PLCC
IDT70V06S25J8 IC SRAM 128KBIT 25NS 68PLCC
MPC8535AVTANGA MPU POWERQUICC III 783FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360AI33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CAI25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CVR25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CZP25L 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360CZQ25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324