參數(shù)資料
型號: MC68MH360AI25VL
廠商: Freescale Semiconductor
文件頁數(shù): 22/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 25MHZ 240-FQFP
標(biāo)準(zhǔn)包裝: 24
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-FQFP(32x32)
包裝: 托盤
QMC Supplement
9.2 MSC Microcode Operation
In normal operation (without the MSC microcode), the QMC protocol allows specic bits
in an 8-bit time slot to be masked to create a single subchannel per SCC. A problem arises
when multiple subchannels are multiplexed within a single time slot as in GSM (global
system for mobile communications) where four 16-Kbps subchannels are multiplexed into
a single 64-Kbps channel over a 2.048-Mbps A bis link. A brute-force solution routes the
separate subchannels to different SCCs, consuming all four SCCs for the single TDM link
as shown in Figure 9-1. Each SCC lters out one of the four 2-bit subchannels in time slot 2
(TS2) using a unique mask located in its time slot assignment tables (TSATRx/TSATTx).
With the MSC microcode, subchannels can be regenerated using only one SCC.
Figure 9-1. Two-Bit Subchannel Implementation without MSC Microcode
The MSC microcode enables an 8-bit time slot to be split into multiple, bit-resolution
subchannels. The microcode applies user-dened masks in a time slot assignment table
entry to subdivide a given channel. Bit 11 of a table entry is now called the L bit to mark
the last subchannel of a given time slot. Figure 9-2 shows the MSC microcode solution to
the above GSM problem. Again in this example, time slot 2 contains four 2-bit channels,
but now the full time slot can be routed to a single SCC and split into subchannels within
the time slot assignment tables.
TS0
TS1
TS2
TS31
8 Bits
SCC1
SCC2
SCC4
SCC3
Masking performed within each SCC to create 2-bit channels
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
IDT7006S17PF8 IC SRAM 128KBIT 17NS 64TQFP
IDT7006S15PF8 IC SRAM 128KBIT 15NS 64TQFP
IDT70V06S35J8 IC SRAM 128KBIT 35NS 68PLCC
IDT70V06S25J8 IC SRAM 128KBIT 25NS 68PLCC
MPC8535AVTANGA MPU POWERQUICC III 783FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360AI33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CAI25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CVR25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360CZP25L 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360CZQ25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324