參數(shù)資料
型號(hào): MC68HC705P6ACP
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 37/98頁(yè)
文件大?。?/td> 0K
描述: IC MCU 2.1MHZ 4.5K OTP 28-DIP
標(biāo)準(zhǔn)包裝: 13
系列: HC05
核心處理器: HC05
芯體尺寸: 8-位
速度: 2.1MHz
連通性: SIO
外圍設(shè)備: POR,WDT
輸入/輸出數(shù): 21
程序存儲(chǔ)器容量: 4.5KB(4.5K x 8)
程序存儲(chǔ)器類型: OTP
RAM 容量: 176 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x8b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-DIP(0.600",15.24mm)
包裝: 管件
Serial Input/Output Port (SIOP)
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
42
Freescale Semiconductor
7.2 SIOP Signal Format
The SIOP subsystem is software configurable for master or slave operation. No external mode selection
inputs are available (for instance, slave select pin).
7.2.1 Serial Clock (SCK)
The state of the SCK output normally remains a logic 1 during idle periods between data transfers. The
first falling edge of SCK signals the beginning of a data transfer. At this time, the first bit of received data
may be presented at the SDI pin and the first bit of transmitted data is presented at the SDO pin (see
Figure 7-2). Data is captured at the SDI pin on the rising edge of SCK. The transfer is terminated upon
the eighth rising edge of SCK.
The master and slave modes of operation differ only by the sourcing of SCK. In master mode, SCK is
driven from an internal source within the MCU. In slave mode, SCK is driven from a source external to the
MCU. The SCK frequency is dependent upon the SPR0 and SPR1 bits located in the mask option
register. Refer to 11.2 Mask Option Register for a description of available SCK frequencies.
Figure 7-2. SIOP Timing Diagram
7.2.2 Serial Data Input (SDI)
The SDI pin becomes an input as soon as the SIOP subsystem is enabled. New data may be presented
to the SDI pin on the falling edge of SCK.However, valid data must be present at least 100 nanoseconds
before the rising edge of SCK and remain valid for 100 nanoseconds after the rising edge of SCK. See
7.2.3 Serial Data Output (SDO)
The SDO pin becomes an output as soon as the SIOP subsystem is enabled. Prior to enabling the SIOP,
PB5 can be initialized to determine the beginning state. While the SIOP is enabled, PB5 cannot be used
as a standard output since that pin is connected to the last stage of the SIOP serial shift register. Mask
option register bit LSBF permits data to be transmitted in either the MSB first format or the LSB first format.
Refer to 11.2 Mask Option Register for MOR LSBF programming information.
On the first falling edge of SCK, the first data bit will be shifted out to the SDO pin. The remaining data
bits will be shifted out to the SDO pin on subsequent falling edges of SCK. The SDO pin will present valid
data at least 100 nanoseconds before the rising edge of the SCK and remain valid for 100 nanoseconds
after the rising edge of SCK. See Figure 7-2.
SCK
SDO
SDI
100 ns
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
相關(guān)PDF資料
PDF描述
MC68HC705SR3CPE IC MCU 3.75K 2.1MHZ OTP 40-DIP
MC68HC711D3CFN2 IC MCU 2MHZ 4K OTP 44-PLCC
MC68HC908GT8CFB IC MCU 8K FLASH 8MHZ 44-QFP
MC68HC908JL3ECFA IC MCU 4K FLASH 8MHZ 48-LQFP
MC68HC908QT2CFQ MCU 8-BIT 1.5KB FLASH 8-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC705P6ADW 制造商:Rochester Electronics LLC 功能描述:MCU, 176 BYTES RAM, A/D - Bulk
MC68HC705P6AMDW 功能描述:IC MCU 4.6K OTP 2.1MHZ 28-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB(20K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
MC68HC705P6AMP 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC705P6CDW 制造商:Motorola Inc 功能描述:
MC68HC705P6CP 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述: