- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45217 > MC68HC05BD7B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05BD7B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | SDIP-42 |
| 文件頁數(shù)： | 40/85頁 |
| 文件大?。?/td> | 302K |
| 代理商： | MC68HC05BD7B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
SECTION 7: INPUT/OUTPUT PORTS
MOTOROLA
Page 35
MC68HC05BD7 Rev. 2.0
GENERAL RELEASE SPECIFICATION
PRELIMINARY
Table 7-1: I/O Pin Functions
NOTE:
A “glitch” can be generated on an I/O pin when changing it from an input
to an output unless the data register is first pre-conditioned to the desired
state before changing the corresponding DDR bit from a zero to a one.
7.6
Port C and D Configuration Register
Port C and Port D are shared with PWM, ADC, DDC12AB, and SYNC Processor. The
configuration registers at $0A and $0B are used to configure those I/O pins. They are
default to zero after poWer-on reset. Setting these bits will set the corresponding pins to
the corresponding functions. For example, setting SCL and SDA bits of register $0B will
configure Port D pins 1 and 0 as DDC12AB pins, regardless of DDR1 and DDR0 settings.
When any PWM8-PWM15 bits of CR1 register are set, the corresponding pins of port C
become the PWM output if the corresponding bits in CR2 register are clear. When the pin
is defined as PWM channel, it become an output only pin. When any ADC3-ADC0 bits of
the CR2 register are set, the corresponding pins of port C become the ADC input channels.
When HSYNO or VSYNO is set, the PC2 or PC3 becomes the output of HSYNC or VSYNC
accordingly, see SECTION 10 for the detail description of HSYNO and VSYNO outputs.
When SCL and SDA bits of the CR2 register are set, the DDC12AB use these two pins as
clock and data pins. In summary, the configuration in the CR2 register has higher priority
than in the CR1 register.
R/W
DDR
I/O Pin Functions
0
The I/O pin is in input mode. Data is written into the output data latch.
0
1
Data is written into the output data latch and output to the I/O pin.
1
0
The state of the I/O pin is read.
1
The I/O pin is in output mode. The output data latch is read.
W
R
CR1
$000A
reset
PWM15
0
7
00
54
0
0000
6
3210
PWM14
PWM11
PWM10
PWM9
PWM8
PWM13
PWM12
W
R
CR2
$000B
reset
0
7
00
54
0
0000
6
3210
ADC2
SCL
SDA
ADC1
ADC0
HSYNO
VSYNO
ADC3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05BD7P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705BD7B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05C0B | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05C0P | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05C0FN | 8-BIT, 4 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05C0CP | 制造商:Motorola Inc 功能描述: |
| MC68HC05C12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。