![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68E360ZQ25VLR2_datasheet_98730/MC68E360ZQ25VLR2_18.png)
Table of Contents
Paragraph
Title
Page
Number
xiv
MC68360 USER’S MANUAL
7.10.17.6
HDLC Command Set ...........................................................................7-175
7.10.17.6.1
Transmit Commands............................................................................7-175
7.10.17.6.2
Receive Commands.............................................................................7-176
7.10.17.7
HDLC Error-handling Procedure..........................................................7-176
7.10.17.7.1
Transmission Errors.............................................................................7-176
7.10.17.7.2
Reception Errors ..................................................................................7-177
7.10.17.8
HDLC Mode Register (PSMR) .............................................................7-178
7.10.17.9
HDLC Receive Buffer Descriptor (Rx BD) ...........................................7-179
7.10.17.10
HDLC Transmit Buffer Descriptor (Tx BD)...........................................7-183
7.10.17.11
HDLC Event Register (SCCE) .............................................................7-184
7.10.17.12
HDLC Mask Register (SCCM) .............................................................7-186
7.10.17.13
SCC Status Register (SCCS) ..............................................................7-187
7.10.17.14
SCC HDLC Example #1.......................................................................7-187
7.10.17.15
SCC HDLC Example #2.......................................................................7-189
7.10.18
HDLC Bus Controller ...........................................................................7-189
7.10.18.1
HDLC Bus Key Features......................................................................7-192
7.10.18.2
HDLC Bus Operation ...........................................................................7-192
7.10.18.2.1
Accessing the HDLC Bus.....................................................................7-192
7.10.18.2.2
More Performance ...............................................................................7-193
7.10.18.2.3
Delayed RTS Mode..............................................................................7-194
7.10.18.2.4
Using the TSA......................................................................................7-195
7.10.18.3
HDLC Bus Memory Map and Programming ........................................7-196
7.10.18.3.1
GSMR Programming............................................................................7-196
7.10.18.3.2
PSMR Programming ............................................................................7-196
7.10.18.3.3
HDLC Bus Controller Example ............................................................7-196
7.10.19
AppleTalk Controller ............................................................................7-196
7.10.19.1
LocalTalk Bus Operation......................................................................7-197
7.10.19.2
Appletalk Controller Key Features .......................................................7-198
7.10.19.3
QUICC AppleTalk Hardware Connection.............................................7-198
7.10.19.4
AppleTalk Memory Map and Programming Model...............................7-198
7.10.19.4.1
GSMR Programming............................................................................7-199
7.10.19.4.2
PSMR Programming ............................................................................7-200
7.10.19.4.3
TODR Programming ............................................................................7-200
7.10.19.4.4
AppleTalk Controller Example .............................................................7-200
7.10.20
BISYNC Controller ...............................................................................7-200
7.10.20.1
BISYNC Controller Features................................................................7-201
7.10.20.2
BISYNC Channel Frame Transmission ...............................................7-201
7.10.20.3
BISYNC Channel Frame Reception.....................................................7-202
7.10.20.4
BISYNC Memory Map..........................................................................7-203
7.10.20.5
BISYNC Command Set........................................................................7-204
7.10.20.5.1
Transmit Commands............................................................................7-204
7.10.20.5.2
Receive Commands.............................................................................7-205
7.10.20.6
BISYNC Control Character Recognition ..............................................7-206
7.10.20.7
BSYNC-BISYNC SYNC Register.........................................................7-207
7.10.20.8
BDLE-BISYNC DLE Register...............................................................7-208
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.