![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68E360ZQ25VLR2_datasheet_98730/MC68E360ZQ25VLR2_25.png)
Table of Contents
Paragraph
Title
Page
Number
MC68360 USER’S MANUAL
Section 8
Scan Chain Test Access Port
8.1
Overview ................................................................................................. 8-1
8.2
TAP Controller......................................................................................... 8-2
8.3
Boundary Scan Register ......................................................................... 8-3
8.4
Instruction Register ............................................................................... 8-10
8.4.1
EXTEST ................................................................................................ 8-10
8.4.2
SAMPLE/PRELOAD.............................................................................. 8-10
8.4.3
BYPASS ................................................................................................ 8-11
8.4.4
CLAMP .................................................................................................. 8-11
8.4.5
HI-Z ....................................................................................................... 8-11
8.5
QUICC Restrictions ............................................................................... 8-11
8.6
Non-Scan Chain Operation ................................................................... 8-12
Section 9
Applications
9.1
Minimum System Configuration .............................................................. 9-1
9.1.1
QUICC Hardware Configuration.............................................................. 9-1
9.1.1.1
QUICC Basic Accesses........................................................................... 9-1
9.1.1.2
Clocking Strategy. ................................................................................... 9-3
9.1.1.3
Resetting the QUICC............................................................................... 9-3
9.1.1.4
Interrupts. ................................................................................................ 9-3
9.1.1.5
Bus Arbitration......................................................................................... 9-3
9.1.1.6
Breakpoint Generation. ........................................................................... 9-3
9.1.1.7
Bus Monitor Function. ............................................................................. 9-3
9.1.1.8
Spurious Interrupt Monitor....................................................................... 9-3
9.1.1.9
Software Watchdog. ................................................................................ 9-3
9.1.1.10
Double Bus Fault..................................................................................... 9-4
9.1.1.11
JTAG and Three-State. ........................................................................... 9-4
9.1.1.12
QUICC Serial Ports. ................................................................................ 9-4
9.1.2
Memory Interfaces................................................................................... 9-4
9.1.2.1
QUICC Memory Interface Pins................................................................ 9-4
9.1.2.2
Regular EPROM...................................................................................... 9-5
9.1.2.3
Flash EPROM. ........................................................................................ 9-5
9.1.2.4
SRAM ...................................................................................................... 9-6
9.1.2.5
EEPROM................................................................................................. 9-7
9.1.2.6
DRAM SIMM. .......................................................................................... 9-8
9.1.2.7
DRAM Devices. ....................................................................................... 9-9
9.1.3
Software Configuration.......................................................................... 9-10
9.1.3.1
Basic Initialization.................................................................................. 9-10
9.1.3.2
Configuring the Memory Controller. ...................................................... 9-11
9.1.3.3
Using the QUICC in 16-Bit Data Bus Mode........................................... 9-12
9.2
How to take A QUICC Software Test-Drive........................................... 9-13
Step 1: Decide on Reset Stack Pointer and Initial Program Counter .... 9-13
Step 2: Stay in Supervisor Mode........................................................... 9-13
Step 3: Write the VBR ........................................................................... 9-14
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.