Table of Contents
Paragraph
Title
Page
Number
MC68360 USER’S MANUAL
9.4.2.7
EEPROM............................................................................................... 9-45
9.4.2.8
DRAM SIMM ......................................................................................... 9-45
9.4.2.9
DRAM Devices. ..................................................................................... 9-46
9.4.3
Software Configuration.......................................................................... 9-48
9.4.3.1
Basic Initialization.................................................................................. 9-49
9.4.3.2
Configuring the Memory Controller. ...................................................... 9-49
9.4.4
Interfacing Multiple QUICCs to an MC68EC040 ................................... 9-51
9.5
Selecting Cache Modes on the MC68EC040........................................ 9-51
9.5.1
The Algorithm ........................................................................................ 9-52
9.5.2
Protection .............................................................................................. 9-52
9.5.3
MC68EC040 Cache Behavior ............................................................... 9-53
9.5.4
Enabling the Caching Modes ................................................................ 9-53
9.6
Interfacing the QUICC to the 53C90 scsi controller .............................. 9-54
9.6.1
SCSI General Overview ........................................................................ 9-54
9.6.2
Physical Interface .................................................................................. 9-54
9.6.3
Logical Interface .................................................................................... 9-59
9.6.4
Functional Description........................................................................... 9-61
9.6.5
Hardware Configuration ........................................................................ 9-62
9.6.5.1
Clocking Strategy. ................................................................................. 9-62
9.6.5.2
Reset Strategy....................................................................................... 9-62
9.6.5.3
Read/Write timing.................................................................................. 9-62
9.6.5.4
Interrupt Handling.................................................................................. 9-62
9.6.5.5
IDMA1 Setup and Timing. ..................................................................... 9-64
9.6.5.6
QUICC I/O Ports.................................................................................... 9-65
9.6.6
Active SCSI Terminations ..................................................................... 9-65
9.6.7
Software Configuration.......................................................................... 9-65
9.6.7.1
Configuring IDMA1. ............................................................................... 9-65
9.6.7.2
Configuring The Memory Controller. ..................................................... 9-66
9.7
Using the QUICC as a TAP Controller for Board Self-Test ................... 9-66
9.7.1
Board Layout ......................................................................................... 9-67
9.7.2
Board Testing ........................................................................................ 9-68
9.7.3
Microcontroller Interface........................................................................ 9-70
9.7.4
Test Pattern Generation ........................................................................ 9-72
9.8
Interfacing an MC68EC030 Master to the QUICC In Slave Mode ........ 9-74
9.8.1
MC68EC030 to QUICC Interface .......................................................... 9-74
9.8.1.1
MC68EC030 Reads and Writes to QUICC............................................ 9-75
9.8.1.2
Clocking Strategy. ................................................................................. 9-75
9.8.1.3
Reset Strategy....................................................................................... 9-77
9.8.1.4
Interrupts ............................................................................................... 9-77
9.8.1.5
Bus Arbitration....................................................................................... 9-78
9.8.1.6
Breakpoint Generation .......................................................................... 9-78
9.8.1.7
Bus Monitor Function ............................................................................ 9-78
9.8.1.8
Spurious Interrupt Monitor..................................................................... 9-78
9.8.1.9
Software Watchdog ............................................................................... 9-79
9.8.1.10
Periodic Interval Timer .......................................................................... 9-79
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.