![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68E360ZQ25VLR2_datasheet_98730/MC68E360ZQ25VLR2_8.png)
Table of Contents
Paragraph
Title
Page
Number
iv
MC68360 USER’S MANUAL
4.6
Bus Arbitration .......................................................................................4-49
4.6.1
Bus Request ..........................................................................................4-52
4.6.2
Bus Grant...............................................................................................4-53
4.6.3
Bus Grant Acknowledge ........................................................................4-53
4.6.4
Bus Arbitration Control...........................................................................4-54
4.6.5
Slave (Disable CPU32+) Mode Bus Arbitration .....................................4-55
4.6.6
Slave (Disable CPU32+) Mode Bus Exceptions ....................................4-59
4.6.6.1
HALT......................................................................................................4-59
4.6.6.2
RETRY...................................................................................................4-59
4.6.7
Internal Accesses...................................................................................4-59
4.6.8
Show Cycles ..........................................................................................4-62
4.7
Reset Operation.....................................................................................4-63
Section 5
CPU32+
5.1
Overview ..................................................................................................5-1
5.1.1
Features...................................................................................................5-2
5.1.2
Loop Mode Instruction Execution.............................................................5-3
5.1.3
Vector Base Register ...............................................................................5-4
5.1.4
Exception Handling ..................................................................................5-4
5.1.5
Addressing Modes ...................................................................................5-5
5.2
Architecture Summary .............................................................................5-5
5.2.1
Programming Model.................................................................................5-6
5.2.2
Registers..................................................................................................5-7
5.3
Instruction Set ..........................................................................................5-8
5.3.1
M68000 Family Compatibility.................................................................5-10
5.3.1.1
New Instructions. ...................................................................................5-10
5.3.1.2
Low-Power Stop (LPSTOP). ..................................................................5-10
5.3.1.3
Table Lookup and Interpolate (TBL). .....................................................5-10
5.3.1.4
Unimplemented Instructions. .................................................................5-10
5.3.2
Instruction Format and Notation.............................................................5-10
5.3.3
Instruction Summary ..............................................................................5-13
5.3.3.1
Condition Code Register........................................................................5-17
5.3.3.2
Data Movement Instructions ..................................................................5-19
5.3.3.3
Integer Arithmetic Operations ................................................................5-19
5.3.3.4
Logic Instructions. ..................................................................................5-21
5.3.3.5
Shift and Rotate Instructions..................................................................5-22
5.3.3.6
Bit Manipulation Instructions ..................................................................5-23
5.3.3.7
Binary-Coded Decimal (BCD) Instructions.............................................5-24
5.3.3.8
Program Control Instructions .................................................................5-24
5.3.3.9
System Control Instructions ...................................................................5-25
5.3.3.10
Condition Tests ......................................................................................5-26
5.3.4
Using the TBL Instructions.....................................................................5-27
5.3.4.1
Table Example 1: Standard Usage ........................................................5-28
5.3.4.2
Table Example 2: Compressed Table....................................................5-29
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.