參數(shù)資料
型號: MC68322FT16
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, 16.667 MHz, RISC PROCESSOR, PQFP160
封裝: PLASTIC, QFP-160
文件頁數(shù): 39/283頁
文件大?。?/td> 1602K
代理商: MC68322FT16
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁
RISC Graphics Processor
MOTOROLA
MC68322 USER’S MANUAL
11-3
The RDN and RER bits are set by the RGP to indicate one interrupt event to the core and
each event bit has a corresponding bit in the enable field. The RBY bit indicates that the
RGP is executing a display list and the DLF bit indicates that a second display list is queued.
The RGP sets the RBY bit when the RSR is loaded and clears the RBY bit when it
encounters a STOP graphic order. If a second display list start address is loaded before a
STOP graphic order is encountered, the RGP keeps RBY set as the second display list
starts.
Since the RSR is double buffered, the DLF bit is set only after a second display list address
is loaded. If a second display list address was loaded and RGP reaches the end of the
current display list, it clears the DLF bit, keeps RBY set, and starts reading the second
display list. DLF is cleared as soon as a STOP graphic order opcode for the current display
list is encountered. If the RSR is loaded when DLF is set, the new address overwrites the
previously queued address. Also, when an error occurs, RBY and DLF retain their state until
the RGP is soft-reset.
11.2 RGP BASIC OPERATION
The RGP can render either an entire page from a display list or multiple bands from a single
banded display list. The RGP is activated by writing the starting address of a display list to
the RSR. The RGP then executes the display list and renders a page or band image and
when the end of the display list is reached, the RGP generates an RGP done interrupt event
to the core and waits for another display list address. Be aware that a second display list
address can be loaded while the RGP is working on the first display list. In this case, an
interrupt is generated upon completion of the first display list and the second display begins
executing immediately. Also, a second interrupt is generated upon completion of the second
display list.
The ability of the RGP to render multiple bands from a single banded display list allows for
complete freedom in the design of a banded memory system. A banded display list contains
band information near the beginning of the list. This band information includes the address
and size of the band, as well as the band number that is to be processed. The RGP uses
this information to determine which orders from the display list to process and where in
memory to create the bitmap image for the specific band. After one band is fully rendered
and the RGP generates an RGP done interrupt event, the software should adjust the display
list to reflect the next band information and then restart the RGP. The quantity, size, and
location of band buffers is determined by the core’s software. These band parameters can
be dynamically altered to suit a particular application or page complexity. The band numbers
are under software control to allow for nonsequential band processing applications like
duplex printing.
Depending on the length of the display lists and interrupt latency, one or both display lists
can complete and generate an RGP done interrupt event before any interrupt is even
serviced. To determine whether one or both display lists has executed, the software must
first clear the RIER’s RDN bit, then reread it to examine the current setting. If the RIER’s
RBY bit is set and a RGP done interrupt is being serviced, then one display list has finished
and the second display list is currently being executed. If the RBY bit is clear, both display
lists have finished and the RGP is sitting idle.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68331CFC20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132
MC68331CPV20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144
MC68331CFC25B1 32-BIT, 25 MHz, MICROCONTROLLER, PQFP132
MC68331CPV16B1 32-BIT, 16 MHz, MICROCONTROLLER, PQFP144
MC68331CPV20 32-BIT, 20.97 MHz, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68322FT20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68322UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Printer Processor
MC68328 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328P 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall