![](http://datasheet.mmic.net.cn/30000/MC68322FT16_datasheet_2368702/MC68322FT16_223.png)
Electrical and Thermal Characteristics
14-14
MC68322 USER’S MANUAL
MOTOROLA
14.4.5 Print Engine Interface Timing
NUM
CHARACTERISTIC
MIN
MAX
UNIT
29
CCLK Period 1
16
—
CLK2s
30
CCLK Pulse Width 1
8
—
CLK2s
31
CCLK, CMD/STS, SBSY, STS Asynchronous Input Hold after CLK2 2
5—
ns
32
CCLK, CBSY, CMD/STS Valid from CLK2
2
20
ns
33
CCLK, CBSY, CMD/STS Driven from CLK2
2
20
ns
34
CCLK, CBSY, CMD/STS High Impedance from CLK2
2
20
ns
Frequency of Operation
1
× Mode
PLL Mode
—
25
80
MHz
35
VCLK Period
1
× Mode
PLL Mode
40
12.5
—
ns
36,37
VCLK Pulse Width
1
× Mode
PLL Mode
8
4
—
ns
38, 39
VCLK Rise and Fall Times
1
× Mode
PLL Mode
—
8
ns
40
FSYNC, LSYNC Asynchronous Input Hold after VCLK 3 4
1
× Mode (FSYNC only)
PLL Mode
5
—
ns
41
LSYNC Setup before VCLK 5 6
5—
ns
42
LSYNC Hold after VCLK 5 6
5—
ns
43
FSYNC, LSYNC Pulse Width 6
1
× Mode
PLL Mode
2
—
dots
44
PRINT Valid from CLK2
220
ns
NOTES:
1.
Applies only when CCLK is configured as an input.
2.
CCLK and CMD/STS when congured as inputs, and SBSY and STS, are asynchronous inputs and are synchronized internally by
the MC68322. They require no setup or hold time in order to be recognized for proper operation. However, to guarantee recognition
of an input at a certain edge of CLK2, the input must satisfy the hold requirement.
3.
FSYNC (in 1
× or PLL mode) and LSYNC (in PLL mode only) are asynchronous inputs and are synchronized internally by the
MC68322. They require no setup or hold time to be recognized for proper operation. However, to guarantee recognition of an input
at a certain edge of CLK2, the input must satisfy the hold requirement.
4.
The specication is relative to the edge of VCLK selected by the VCP bit in the PVCCR.
5.
LSYNC is a synchronous input when the PVC operates in 1
× mode.
6.
The minimum pulse widths for FSYNC and LSYNC depend on the video dot rate, and is specied in video dot periods (dots). In 1
×
mode, the video dot period is equal to the VCLK period. In PLL mode, the video dot period is determined by the VCLK period and
the conguration of the PLL.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.