參數(shù)資料
型號(hào)： MC33298DW
廠商： MOTOROLA INC
元件分類： 外設(shè)及接口
英文描述： OCTAL SERIAL SWITCH (SPI Input/Output)
中文描述： 1 A 8 CHANNEL, BUF OR INV BASED PRPHL DRVR, PDSO24
封裝： PLASTIC, SOP-24
文件頁(yè)數(shù)： 11/24頁(yè)
文件大?。?/td> 280K
代理商： MC33298DW
MC33298
11
MOTOROLA ANALOG IC DEVICE DATA
PIN FUNCTION DESCRIPTION
CSB Pin
The system MCU selects the MC33298 to be
communicated with through the use of the CSB pin.
Whenever the pin is in a logic low state, data can be
transferred from the MCU to the MC33298 and vise versa.
Clocked–in data from the MCU is transferred from the
MC33298 shift register and latched into the power outputs on
the rising edge of the CSB signal. On the falling edge of the
CSB signal, drain status information is transferred from the
power outputs and loaded into the device’s shift register. The
CSB pin also controls the output driver of the serial output
pin. Whenever the CSB pin goes to a logic low state, the SO
pin output driver is enabled allowing information to be
transferred from the MC33298 to the MCU. To avoid any
spurious data, it is essential that the high–to–low transition of
the CSB signal occur only when SCLK is in a logic low state.
SCLK Pin
The system clock pin (SCLK) clocks the internal shift
registers of the MC33298. The serial input pin (SI) accepts
data into the input shift register on the falling edge of the
SCLK signal while the serial output pin (SO) shifts data
information out of the shift register on the rising edge of the
SCLK signal. False clocking of the shift register must be
avoided to guarantee validity of data. It is essential that the
SCLK pin be in a logic low state whenever chip select bar pin
(CSB) makes any transition. For this reason, it is
recommended though not necessary, that the SCLK pin be
kept in a low logic state as long as the device is not accessed
(CSB in logic high state). When CSB is in a logic high state,
any signal at the SCLK and SI pin is ignored and SO is
tristated (high impedance). See the Data Transfer Timing
diagram of Figure 16.
SI Pin
This pin is for the input of serial instruction data. SI
information is read in on the falling edge of SCLK. A logic high
state present on this pin when the SCLK signal rises will
program a specific output “off,” and in turn, turns “off” the
specific output on the rising edge of the CSB signal.
Conversely, a logic low state present on the SI pin will
program the output “on,” and in turn, turns “on” the specific
output on the rising edge of the CSB signal. To program the
eight outputs of the MC33298 “on” or “off,” an eight bit serial
stream of data is required to be entered into the SI pin
starting with Output 7, followed by Output 6, Output 5, etc., to
Output 0. For each rise of the SCLK signal, with CSB held in
a logic low state, a databit instruction (“on” or “off”) is loaded
into the shift register per the databit SI state. The shift register
is full after eight bits of information have been entered. To
preserve data integrity, care should be taken to not transition
SI as SCLK transitions from a low to high logic state.
SO Pin
The serial output (SO) pin is the tri–stateable output from
the shift register. The SO pin remains in a high impedance
state until the CSB pin goes to a logic low state. The SO data
reports the drain status, either high or low. The SO pin
changes state on the rising edge of SCLK and reads out on
the falling edge of SCLK. When an output is “off” and not
faulted, the corresponding SO databit is a high state. When
an output is “on,” and there is no fault, the corresponding
databit on the SO pin will be a low logic state. The SI/SO
shifting of data follows a first–in–first–out protocol with both
input and output words transferring the Most Significant Bit
(MSB) first. The SO pin is not affected by the status of the
Reset pin.
Reset Pin
The MC33298 Reset pin is active low and used to clear the
SPI shift register and in doing so sets all output switches “off.”
With the device in a system with an MCU; upon initial system
power up, the MCU holds the Reset pin of the device in a
logic low state ensuring all outputs to be “off” until both the
VDD and VPWR pin voltages are adequate for predictable
operation. After the MC33298 is reset, the MCU is ready to
assert system control with all output switches initially “off.” If
the VPWR pin of the MC33298 experiences a low voltage,
following normal operation, the MCU should pull the Reset
pin low so as to shutdown the outputs and clear the input data
register. The Reset pin is active low and has an internal
pull–up incorporated to ensure operational predictability
should the external pull–up of the MCU open circuit. The
internal pull–up is only 20
μ
A to afford safe and easy
interfacing to the MCU. The Reset pin of the MC33298
should be pulled to a logic low state for a duration of at least
250 ns to ensure reliable reset.
A simple power “on” reset delay of the system can be
programmed through the use of an RC network comprised of
a shunt capacitor from the Reset pin to Ground and a resistor
to VDD (See Figure 15). Care should be exercised to ensure
proper discharge of the capacitor so as to not adversely
delay the reset nor damage the MCU should the MCU pull the
Reset line low and yet accomplish initialization for turn “on”
delay. It may be easier to incorporate delay into the software
program and use a parallel port pin of the MCU to control the
MC33298 Reset pin.
Figure 15. Power “On” Reset
Reset
MCU
MC33298
Reset
20
μ
A
VDD
RDLY
CDLY
SFPD Pin
The Short Fault Protect Disable (SFPD) pin is used to
disable the over current latch–off. This feature allows control
of incandescent loads where in–rush currents exceed the
device’s analog current limits. Essentially the SFPD pin
determines whether the MC33298 output(s) will instantly shut
down upon sensing an output short or remain “on” in a
current limiting mode of operation until the output short is
removed or thermal shutdown is reached. If the SFPD pin is
tied to VDD = 5.0 V the MC33298 output(s) will remain “on” in
a current limited mode of operation upon encountering a load
short to supply. If the SFPD pin is grounded, a short circuit
will immediately shut down only the output affected. Other
outputs not having a fault condition will operate normally. The
short circuit operation is addressed in more detail later.
相關(guān)PDF資料
PDF描述
MC33318DW Voice switched Speakerphone circuit Bipolar analog
MC33318P Voice switched Speakerphone circuit Bipolar analog
MC33341 Power Supply Battery Charger Regulation Control Circuit(應(yīng)用于電源和電池充電器的穩(wěn)壓控制電路)
MC33341 POWER SUPPLY BATTERY CHARGER REGULATION CONTROL CIRCUIT
MC33341D POWER SUPPLY BATTERY CHARGER REGULATION CONTROL CIRCUIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC33298DWR2 功能描述:IC OCTAL SERIAL SWITCH 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動(dòng)器 - 內(nèi)部開(kāi)關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:高端/低端驅(qū)動(dòng)器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
MC33298P 功能描述:IC SWITCH SERIAL OCTAL 20-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動(dòng)器 - 內(nèi)部開(kāi)關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:高端/低端驅(qū)動(dòng)器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐，1.6 歐姆 電流 - 輸出 / 通道:205mA，410mA 電流 - 峰值輸出:500mA，1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
MC33304P 制造商:ON Semiconductor 功能描述:
MC3330P 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC33340D 功能描述:電池管理 18V Max NiCD/NiMH RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*