參數(shù)資料
型號: MBM29DL163TD12PBT
廠商: FUJITSU LTD
元件分類: PROM
英文描述: 1M X 16 FLASH 3V PROM, 120 ns, PBGA48
封裝: PLASTIC, FBGA-48
文件頁數(shù): 37/76頁
文件大?。?/td> 1146K
代理商: MBM29DL163TD12PBT
MBM29DL16XTD/BD-70/90/12
42
s FUNCTIONAL DESCRIPTION
Simultaneous Operation
MBM29DL16XTD/BD have feature, which is capability of reading data from one bank of memory while a program
or erase operation is in progress in the other bank of memory (simultaneous operation), in addition to the
conventional features (read, program, erase, erase-suspend read, and erase-suspend program). The bank
selection can be selected by bank address (A15 to A19) with zero latency.
The MBM29DL161TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors) and Bank 2 (64KB × thirty-one sectors).
The MBM29DL162TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors, 64KB × three sectors) and Bank 2 (64KB × twenty eight sectors).
The MBM29DL163TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors, 64KB × seven sectors) and Bank 2 (64KB × twenty four sectors).
The MBM29DL164TD/BD have two banks which contain
Bank 1 (8KB
× eight sectors, 64KB × fifteen sectors) and Bank 2 (64KB × sixteen sectors).
The simultaneous operation can not execute multi-function mode in the same bank. Table 10 shows combination
to be possible for simultaneous operation. (Refer to the Figure 11 Bank-to-bank Read/Write Timing Diagram.)
*: An erase operation may also be supended to read from or program to a sector not being erased.
Read Mode
The MBM29DL16XTD/BD have two control functions which must be satisfied in order to obtain data at the
outputs. CE is the power control and should be used for a device selection. OE is the output control and should
be used to gate data to the output pins if a device is selected.
Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable
access time (tCE) is the delay from stable addresses and stable CE to valid data at the output pins. The output
enable access time is the delay from the falling edge of OE to valid data at the output pins. (Assuming the
addresses have been stable for at least tACC-tOE time.) When reading out a data without changing addresses after
power-up, it is necessary to input hardware reset or to change CE pin from “H” or “L”
Table 10 Simultaneous Operation
Case
Bank 1 Status
Bank 2 Status
1
Read mode
2
Read mode
Autoselect mode
3
Read mode
Program mode
4
Read mode
Erase mode *
5
Autoselect mode
Read mode
6
Program mode
Read mode
7
Erase mode *
Read mode
相關(guān)PDF資料
PDF描述
MBM29DL32TF70TN 2M X 16 FLASH 3V PROM, 70 ns, PDSO48
MBM29F800TA-70PFTN-E1 512K X 16 FLASH 5V PROM, 70 ns, PDSO48
MBR-2051-1B5T 51 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG
MBR-2069-0A1T 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG
MBR-2069-0A2T 69 CONTACT(S), MALE, D MICROMINIATURE CONNECTOR, SOLDER, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29DL163TD-70PBT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL163TD-70PFTN 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL163TD-70PFTR 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL163TD-90PBT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation
MBM29DL163TD-90PFTN 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT Dual Operation