- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MB95R203PF-G-JNE2 MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | MB95R203PF-G-JNE2 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, PDSO20 |
| 封裝： | 12.70 X 7.50 MM, 1.27 MM PITCH, 2.65 MM HEIGHT, PLASTIC, SOP-20 |
| 文件頁數(shù)： | 30/56頁 |
| 文件大?。?/td> | 1935K |
| 代理商： | MB95R203PF-G-JNE2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MB95R203
36
DS07-12625-4E
(Continued)
(Vcc
= 3.3 V, Vss = 0.0 V, TA = 20 °C to +70 °C)
*1 : R, C : Pull-up resistance and load capacitance of the SCL and SDA lines.
*2 :
Refer to “ (2) Source Clock/Machine Clock” for details on tMCLK.
m is the CS4 and CS3 bits (bit 4 and bit 3) of the I2C clock control register (ICCR0) .
n is the CS2 to CS0 bits (bit 2 to bit0) of the I2C clock control register (ICCR0) .
The actual I2C timing is determined by the machine (tMCLK) and the values of m and n configured in bits
CS4 to CS0 of the I2C clock control register (ICCR0) .
Standard-mode :
m and n can be set in the range : 0.9 MHz < tMCLK (machine clock) < 10 MHz.
The machine clock to be used is determined by the settings of m and n as follows.
(m, n)
= (1, 8)
: 0.9 MHz < tMCLK
≤ 1 MHz
(m, n)
= (1, 22) , (5, 4) , (6, 4) , (7, 4) , (8, 4)
: 0.9 MHz < tMCLK
≤ 2 MHz
(m, n)
= (1, 38) , (5, 8) , (6, 8) , (7, 8) , (8, 8)
: 0.9 MHz < tMCLK
≤ 4 MHz
(m, n)
= (1, 98)
: 0.9 MHz < tMCLK
≤ 1 MHz
Fast-mode :
m and n can be set in the range : 3.3 MHz < tMCLK (machine clock) < 10 MHz.
The machine clock to be used is determined by the settings of m and n as follows.
(m, n)
= (1, 8)
: 3.3 MHz < tMCLK
≤ 4 MHz
(m, n)
= (1, 22) , (5, 4)
: 3.3 MHz < tMCLK
≤ 8 MHz
(m, n)
= (6, 4)
: 3.3 MHz < tMCLK
≤ 10 MHz
Parameter
Symbol
Pin
name
Condi-
tions
Value*2
Unit
Remarks
Min
Max
Stop condition
detection
tSU;STO
SCL
SDA
R
= 1.7 kΩ,
C
= 50 pF*1
4 tMCLK
20
ns
Undetected when 1
tMCLK is used at
reception
Restart condition
detection condition
tSU;STA
SCL
SDA
2 tMCLK
20
ns
Undetected when 1
tMCLK is used at
reception
Bus free time
tBUF
SCL
SDA
2 tMCLK
20
ns
During reception
Data hold time
tHD;DAT
SCL
SDA
2 tMCLK
20
ns
In slave transmission
mode
Data setup time
tSU;DAT
SCL
SDA
tLOW
3 tMCLK
20
ns
In slave transmission
mode
Data hold time
tHD;DAT
SCL
SDA
0
ns
During reception
Data setup time
tSU;DAT
SCL
SDA
tMCLK
20
ns
During reception
SDA
↓ → SCL ↑
(when using wakeup
function)
tWAKEUP
SCL
SDA
Oscillation
stabilization
wait time
+ 2
tMCLK
20
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB96F313YSAPMC-GSE2 | RISC MICROCONTROLLER, PQFP48 |
| MB96F315YSAPMC-GSE2 | RISC MICROCONTROLLER, PQFP48 |
| MB96F315RSAPMC-GSE2 | RISC MICROCONTROLLER, PQFP48 |
| MB96F315RWAPMC-GSE2 | RISC MICROCONTROLLER, PQFP48 |
| MB96F315YWAPMC-GSE2 | RISC MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB95R203P-G-SH-JNE2 | 制造商:FUJITSU 功能描述:IC MCU 8BIT 8FX 8K FRAM 24SDIP |
| MB96300 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB96310 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB96320 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB96330 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。