- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382288 > MB81N643289 (Fujitsu Limited) DRILL BIT HIGH SPEED STEEL .021,1 PDF資料下載
參數(shù)資料
| 型號： | MB81N643289 |
| 廠商： | Fujitsu Limited |
| 英文描述： | DRILL BIT HIGH SPEED STEEL .021,1 |
| 中文描述： | 8 × 256K × 32位的雙倍數(shù)據(jù)速率FCRAMTM |
| 文件頁數(shù)： | 20/64頁 |
| 文件大?。?/td> | 1732K |
| 代理商： | MB81N643289 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
20
MB81N643289-50/-60
Preliminary (AE1E)
I
FUNCTIONAL DESCRIPTION (continued)
BANK ADDRESS (BA
0
to
BA
2
)
The MB81N643289 has eight internal banks and each bank is organized as 256K words by 32-bit.
Bank selection by BA occurs at Bank Active command (ACTV) followed by read (RD or RDA), write (WR or WRA),
and Page Close(PC) command.
ADDRESS INPUTS (A
0
to A
10
)
Address input selects an arbitrary location of a total of 2,097,152 words of each memory cell matrix within each
bank. A total of twenty address input signals are required to decode such a matrix. The MB81N643289 adopts an
address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven
Row addresses are initially latched as well as three bank addresses and the remainder of seven Column addresses
are then latched by a Column address strobe command of either a read command (RD or RDA) or write command
(WR or WRA).
DATA STROBE (DQS
0
to DQS
3
)
DQS
0
to DQS
3
are bi-directional signal and represent byte 0 to byte 3, respectively. During Read operation, DQS
0
to DQS
3
provides the read data strobe signal that is intended to use input data strobe signal at the receiver circuit
of the controller(s). It turns Low before first data is coming out and toggle High to Low or Low to High till end of burst
read. Refer to Figure 3 for the timing example.
The CAS Latency is specified to the first Low to High transition of these DQS
0
to DQS
3
output.
During the write operation, DQS
0
to DQS
3
are used to latch write data and Data Mask signals. As well as the behavior
of read data strobe, the first rising edge of DQS
0
to DQS
3
input latches first input data and following falling edge of
DQS
0
to DQS
3
signal latches second input data. This sequence shall be continued till end of burst count. Therefore,
DQS
0
to DQS
3
must be provided from controller that drives write data.
Note that DQS
0
to DQS
3
input signal should not be tristated from High at the end of write mode.
DATA INPUTS AND OUTPUTS (DQ
0
to DQ
31
)
Input data is latched by DQS
0
to DQS
3
input signal and written into memory. After the (CL-1) clock cycle from the
Write command, data input is started from the rising edge of DQS. Output data is obtained together with DQS
0
to
DQS
3
output signals at programmed read CAS latency.
The polarity of the output data is identical to that of the input. Data is valid after DQS
0
to DQS
3
output signal transitions
(t
QSQ
) as specified in Data Valid Time (t
QSQV
).
WRITE DATA MASK (DM
0
to DM
3
)
DM
0
to DM
3
are active High enable inputs and represent byte 0 to byte 3 respectively. DM
0
to DM
3
have a data input
mask function, and are also sampled by DQS
0
to DQS
3
input signal together with input data.
During write cycle, DM
0
to DM
3
provide byte mask function. When DMx = High is latched by a DQS
0
to DQS
3
signal
edge, data input at the same edge of DQS
0
to DQS
3
is masked.
During read cycle, the DM
0
to DM
3
inactive and does not have any effect on read operation.
Refer to DM TRUTH TABLE in page 6.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB84VA2102 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2102-10 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2103 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VA2103-10 | 16M (x16) FLASH MEMORY & 2M (x 8) STATIC RAM |
| MB84VP24491HK-70PBS | RES NET BUSSED 150 OHM 6-SIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB81P643287 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81P643287-50 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81P643287-60 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 x 256K x 32 BIT, FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM |
| MB81V17800A-60PFTN | 制造商:FUJITSU Component Ltd 功能描述: 制造商:FUJITSU 功能描述: |
| MB82 | 功能描述:RECTIFIER BRIDGE 8A 200V BR-6 RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> 橋式整流器 系列:- 產(chǎn)品變化通告:Product Discontinuation 14/Mar/2011 標(biāo)準(zhǔn)包裝:1,500 系列:- 電壓 - 峰值反向(最大):1000V 電流 - DC 正向(If):1.5A 二極管類型:單相 速度:標(biāo)準(zhǔn)恢復(fù) >500ns，> 200mA（Io） 反向恢復(fù)時間(trr):- 安裝類型:表面貼裝 封裝/外殼:4-SMD 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:4-SDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。