參數(shù)資料
型號: MAX1221BETX+T
廠商: Maxim Integrated Products
文件頁數(shù): 8/44頁
文件大小: 0K
描述: IC ADC/DAC 12BIT W/FIFO 36TQFNEP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
類型: ADC,DAC
分辨率(位): 12 b
采樣率(每秒): 225k
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 2.7 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 36-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 36-TQFN 裸露焊盤(6x6)
包裝: 帶卷 (TR)
MAX1221/MAX1223/MAX1343
12-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
16
______________________________________________________________________________________
Pin Description
PIN
MAX1221
MAX1223
MAX1343
NAME
FUNCTION
1, 2
1, 2
GPIOA0, GPIOA1
General-Purpose I/O A0, A1. GPIOA0, A1 can sink and source 15mA.
—1
CNVST/AIN11
Active-Low Conversion-Start Input/Analog Input 11. See Table 5 for details
on programming the setup register.
33
3
EOC
Active-Low End-of-Conversion Output. Data is valid after the falling edge
of EOC.
44
4
DVDD
Digital Positive-Power Input. Bypass DVDD to DGND with a 0.1F
capacitor.
5
DGND
Digital Ground. Connect DGND to AGND.
6
DOUT
Serial-Data Output. Data is clocked out on the falling edge of the SCLK
clock in modes 00, 01, and 10. Data is clocked out on the rising edge of
the SCLK clock in mode 11. It is high impedance when CS is high.
7
SCLK
Serial-Clock Input. Clocks data in and out of the serial interface. (Duty
cycle must be 40% to 60%). See Table 5 for details on programming the
clock mode.
8
DIN
Serial-Data Input. DIN data is latched into the serial interface on the falling
edge of SCLK.
9–12
OUT0–OUT3
DAC Outputs
9–12,
16–19
9–12,
16–19
OUT0–OUT7
DAC Outputs
13
AVDD
Positive Analog Power Input. Bypass AVDD to AGND with a 0.1F
capacitor.
14
AGND
Analog Ground
15, 23,
32, 33
2, 15, 24,
32
15, 23,
32, 33
N.C.
No Connection. Not internally connected.
16–19
D.C.
Do Not Connect. Do not connect to this pin.
20
LDAC
Active-Low Load DAC. LDAC is an asynchronous active-low input that
updates the DAC outputs. Drive LDAC low to make the DAC registers
transparent.
21
CS
Active-Low Chip-Select Input. When CS is low, the serial interface is
enabled. When CS is high, DOUT is high impedance.
22
RES_SEL
Reset Select. Select DAC wake-up mode. Set RES_SEL low to wake up
the DAC outputs with a 100k
Ω resistor to GND or set RES_SEL high to
wake up the DAC outputs with a 100k
Ω resistor to VREF. The default is the
external VREF.
24, 25
24, 25
GPIOC0, GPIOC1
General-Purpose I/O C0, C1. GPIOC0, C1 can sink 4mA and source 2mA.
相關(guān)PDF資料
PDF描述
MAX1257BETM+T IC ADC/DAC 12BIT 48-TQFN
MAX125CCAX+D IC DAS 14BIT 2X4CH 36-SSOP
MAX1271AENG+ IC ADC 12BIT 8CH 24-DIP
MAX127AENG+ IC DAS 12BIT 2-WIRE 24-DIP
MAX13021ASA+ IC TRANSCEIVER LIN 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1223BETX 制造商:Maxim Integrated Products 功能描述:12-BIT MULTICHANNEL ADC/DAC WITH F - Rail/Tube
MAX1223BETX+ 制造商:Maxim Integrated Products 功能描述:12-BIT, MULTICHANNEL ADCS/DACS WITH FIFO, TEMPERATURE SENSIN - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC ADC 12BIT QFN 制造商:Maxim Integrated Products 功能描述:ADC / DAC Multichannel
MAX1223BETX+T 制造商:Maxim Integrated Products 功能描述:12-BIT, MULTICHANNEL ADCS/DACS WITH FIFO, TEMPERATURE SENSIN - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC ADC 12BIT QFN
MAX1223BETX-T 制造商:Maxim Integrated Products 功能描述:12-BIT MULTICHANNEL ADC/DAC WITH F - Tape and Reel
MAX1224ACTC 制造商:Maxim Integrated Products 功能描述:1.5MSPS, SINGLE-SUPPLY, LOW-POWER, TRUE-DIFFE - Rail/Tube