參數(shù)資料
型號: MAX108CHC
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 【5V, 1.5Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
中文描述: 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PBGA192
封裝: 25 X 25 MM, ESBGA-192
文件頁數(shù): 18/32頁
文件大小: 428K
代理商: MAX108CHC
M
Offset Adjust
The MAX108 provides a control input (VOSADJ) to com-
pensate for system offsets. The offset adjust input is a
self-biased voltage divider from the internal +2.5V preci-
sion reference. The nominal open-circuit voltage is one-
half the reference voltage. With an input resistance of
typically 25k
, this pin may be driven by an external
10k
potentiometer (Figure 11) connected between
REFOUT and GNDI to correct for offset errors. This con-
trol provides a typical ±5.5LSB offset adjustment range.
Clock Operation
The MAX108 clock inputs are designed for either sin-
gle-ended or differential operation (Figure 12) with flexi-
ble input drive requirements. Each clock input is
terminated with an on-chip, laser-trimmed 50
resistor
to CLKCOM (clock-termination return). The CLKCOM
termination voltage can be connected anywhere
between ground and -2V for compatibility with standard
ECL drive levels.
The clock inputs are internally buffered with a preampli-
fier to ensure proper operation of the data converter,
even with small-amplitude sine-wave sources. The
MAX108 was designed for single-ended, low-phase-
noise sine-wave clock signals with as little as 100mV
amplitude (-10dBm). This eliminates the need for an
external ECL clock buffer and its added jitter.
Single-Ended Clock Inputs (Sine-Wave Drive)
Excellent performance is obtained by AC- or DC-cou-
pling a low-phase-noise sine-wave source into a single
clock input (Figure 13a, Table 5). For proper DC bal-
ance, the undriven clock input should be externally
50
reverse-terminated to GNDI.
The dynamic performance of the data converter is
essentially unaffected by clock-drive power levels from
-10dBm (100mV clock signal amplitude) to +10dBm
(1V clock signal amplitude). The MAX108 dynamic per-
±5V, 1.5Gsps, 8-Bit ADC with
On-Chip 2.2GHz Track/Hold Amplifier
18
______________________________________________________________________________________
Table 4. Ideal Input Voltage and Output Code Results for Differential Operation
OUTPUT CODE
VIN+
0
-125mV
00000000 (zero scale)
+125mV
0
-125mV + 0.5LSB
00000001
0
0V
01111111
toggles
10000000
+125mV - 0.5LSB
0V
OVERRANGE BIT
0
+125mV - 0.5LSB
11111111
1
VIN-
+125mV
11111111 (full scale)
-125mV + 0.5LSB
-125mV
GNDI
POT
10k
REFOUT
VOSADJ
MAX108
Figure 11. Offset Adjust with External 10k
Potentiometer
CLK+
CLKCOM
CLOCK INPUTS ARE
ESD PROTECTED
(NOT SHOWN IN THIS
SIMPLIFIED DRAWING).
CLK-
50
+0.8V
50
GNDI
V
EE
Figure 12. Simplified Clock Input Structure (Single-Ended/
Differential)
相關(guān)PDF資料
PDF描述
MAX108 【5V, 1.5Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
MAX1090BEEI 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
MAX1090AEEI 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
MAX1090ACEI RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 15V; Output Voltage (Vdc): 09V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85%
MAX1090 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX108CHC-D 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 1.5GSPS 8BIT PARALLEL 192PIN ESBGA - Bulk
MAX108CHC-TD 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 1.5GSPS 8BIT PARALLEL 192PIN ESBGA - Tape and Reel
MAX108EVKIT 制造商:Maxim Integrated Products 功能描述:+-5V, 1.5GSPS, 8-BIT ADC WITH ON-CHIP 2.2 GHZ - Bulk
MAX109 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 2.2Gsps ADC with Track/Hold Amplifier and 1:4 Demultiplexed LVDS Outputs
MAX1090 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface