參數(shù)資料
型號: MAX108CHC
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 【5V, 1.5Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
中文描述: 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PBGA192
封裝: 25 X 25 MM, ESBGA-192
文件頁數(shù): 15/32頁
文件大小: 428K
代理商: MAX108CHC
Non-Demultiplexed DIV1 Mode
The MAX108 may be operated at up to 750Msps in
non-demultiplexed DIV1 mode (Table 2). In this mode,
the internal demultiplexer is disabled and sampled
data is presented to the primary port only, with the
data repeated at the auxiliary port but delayed by one
clock cycle (Figure 6). Since the auxiliary output port
contains the same data stream as the primary output
port, the auxiliary port can be shut down to save
power by connecting AUXEN1 and AUXEN2 to digital
ground (GNDD). This powers down the internal bias
cells and causes both outputs (true and complemen-
tary) of the auxiliary port to pull up to a logic-high
level. To save additional power, the external 50
ter-
mination resistors connected to the PECL termination
power supply (V
CC
O - 2V) may be removed from all
auxiliary output ports.
Demultiplexed DIV2 Mode
The MAX108 features an internally selectable DIV2
mode (Table 2) that reduces the output data rate to
one-half of the sample clock rate. The demultiplexed
outputs are presented in dual 8-bit format with two con-
secutive samples appearing in the primary and auxil-
iary output ports on the rising edge of the data-ready
clock (Figure 7). The auxiliary data port contains the
previous sample, and the primary output contains the
most recent data sample. AUXEN1 and AUXEN2 must
be connected to V
CC
O to power up the auxiliary port
PECL output drives.
M
±5V, 1.5Gsps, 8-Bit ADC with
On-Chip 2.2GHz Track/Hold Amplifier
______________________________________________________________________________________
15
NOTE:
THE AUXILIARY PORT DATA IS DELAYED ONE ADDITIONAL CLOCK CYCLE FROM THE PRIMARY PORT DATA.
GROUNDING AUXEN1 AND AUXEN2 WILL POWER DOWN THE AUXILIARY PORT TO SAVE POWER.
CLK-
CLK+
n
n+1
n+2
n+3
n+4
n+5
n+1
n+2
n+3
n+4
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
n+8
n+9
n+10
n+11
n+12
n+13
ADC SAMPLE NUMBER
ADC SAMPLES ON THE RISING EDGE OF CLK+
CLK
DREADY
AUXILIARY
DATA PORT
PRIMARY
DATA PORT
DREADY+
DREADY-
Figure 6. Non-Demuxed, DIV1-Mode Timing Diagram
NOTE:
THE LATENCY TO THE PRIMARY PORT IS 7.5 CLOCK CYCLES, AND THE LATENCY TO THE AUXILIARY PORT IS 8.5 CLOCK CYCLES.
BOTH THE PRIMARY AND AUXILIARY DATA PORTS ARE UPDATED ON THE RISING EDGE OF THE DREADY+ CLOCK.
CLK-
CLK+
n
n+1
n+2
n+3
n+4
n+5
n+1
n-1
n+3
n+6
n+7
n+8
n+9
n+10
n+11
n+12
n+13
ADC SAMPLE NUMBER
ADC SAMPLES ON THE RISING EDGE OF CLK+
CLK
DREADY
AUXILIARY
DATA PORT
PRIMARY
DATA PORT
DREADY+
DREADY-
n
n+2
n+4
Figure 7. Demuxed DIV2-Mode Timing Diagram
相關(guān)PDF資料
PDF描述
MAX108 【5V, 1.5Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
MAX1090BEEI 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
MAX1090AEEI 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
MAX1090ACEI RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 15V; Output Voltage (Vdc): 09V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85%
MAX1090 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX108CHC-D 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 1.5GSPS 8BIT PARALLEL 192PIN ESBGA - Bulk
MAX108CHC-TD 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 1.5GSPS 8BIT PARALLEL 192PIN ESBGA - Tape and Reel
MAX108EVKIT 制造商:Maxim Integrated Products 功能描述:+-5V, 1.5GSPS, 8-BIT ADC WITH ON-CHIP 2.2 GHZ - Bulk
MAX109 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 2.2Gsps ADC with Track/Hold Amplifier and 1:4 Demultiplexed LVDS Outputs
MAX1090 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface