- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385520 > MAX104 (MAXIM INTEGRATED PRODUCTS INC) 【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier PDF資料下載
參數(shù)資料
| 型號： | MAX104 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | 【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier |
| 中文描述： | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PGA192 |
| 文件頁數(shù)： | 21/32頁 |
| 文件大?。?/td> | 637K |
| 代理商： | MAX104 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Reset Pipeline
The next section in the reset signal path is the reset
pipeline. The purpose of this block is to add clock
cycles of latency to the reset signal, to match the laten-
cy of the converted analog data through the ADC. In
this way, when reset data arrives at the RSTOUT+/
RSTOUT- PECL output, it will be time-aligned with the
analog data present in the primary and auxiliary ports
at the time the reset input was deasserted at RSTIN+/
RSTIN-.
Demux Clock Generator
The demux clock generator creates the DIV1, DIV2, or
DIV4 clocks required for the different modes of demux
and non-demux operation. The TTL/CMOS control
inputs DEMUXEN and DIVSELECT control the demuxed
mode selection, as described in Table 2. The timing
diagrams in Figure 16 and Figure 17 show the output
timing and data alignment in DIV1, DIV2, and DIV4
modes, respectively.
The phase relationship between the sampling clock at
the CLK+/CLK- inputs and the data-ready clock at the
DREADY+/DREADY- outputs will be random at device
power-up. As with all divide-by-two circuits, two possi-
ble phase relationships exist between these clocks.
The difference between the phases is simply the inver-
sion of the DIV2-DREADY clock. The timing diagram in
Figure 16 shows this relationship.
Reset all MAX104 devices to a known DREADY phase
after initial power-up for applications such as interleav-
ing, where two or more MAX104 devices are used to
achieve higher effective sampling rates. This synchro-
nization is necessary to set the order of output samples
between the devices. Resetting the converters accom-
plishes this synchronization. The reset signal is used to
force the internal counter in the demux clock-generator
block to a known phase state.
M
±5V, 1Gsps, 8-Bit ADC with
On-Chip 2.2GHz Trac k/Hold Amplifier
______________________________________________________________________________________
21
Table 6. Demux Operating and Reset Control Signal
50%
CLK+
CLK-
DREADY +
DREADY -
"PHASE 1"
"PHASE 2"
20%
20%
50%
80%
80%
t
PD1
DREADY-
DREADY+
t
RDREADY
t
FDREADY
Figure 16. CLK and DREADY Timing in Demuxed DIV2 Mode
Showing Two Possible DREADY Phases
CLK+
CLK-
DREADY +
DREADY -
AUXILIARY PORT DATA
PRIMARY PORT DATA
t
PWH
t
PWL
t
PD1
t
PD2
Figure 17. Output Timing for All Modes (DIV1, DIV2, DIV4)
Sampling clock inputs
Master ADC timing signal. The ADC samples on the rising edge of CLK+.
CLK+, CLK-
TYPE
Differential PECL outputs
Data-Ready PECL Output. Output data changes on the rising edge of
DREADY+.
DREADY+, DREADY-
Differential PECL inputs
Demux reset input signals. Resets the internal demux when asserted.
RSTIN+, RSTIN-
Differential PECL outputs
Reset outputs for resetting additional external demux devices
RSTOUT+, RSTOUT-
SIGNAL NAME
FUNCTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX104CHC | 【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier |
| MAX105 | Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier |
| MAX105ECS | Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier |
| MAX1067ACEE | Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters |
| MAX1067AEEE | Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1040 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports |
| MAX1040_08 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports |
| MAX1040BETX | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1040BETX+ | 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX1040BETX+T | 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。