參數(shù)資料
型號: MAX104
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
中文描述: 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PGA192
文件頁數(shù): 19/32頁
文件大?。?/td> 637K
代理商: MAX104
-10dBm (100mV clock signal amplitude) to +10dBm
(1V clock signal amplitude). The MAX104 dynamic per-
formance specifications are determined by a single-
ended clock drive of +4dBm (500mV clock signal
amplitude). To avoid saturation of the input amplifier
stage, limit the clock power level to a maximum of
+10dBm.
Differential Clock Inputs (Sine-Wave Drive)
The advantages of differential clock drive (Figure 13b,
Table 5) can be obtained by using an appropriate
balun or transformer to convert single-ended sine-wave
sources into differential drives. The precision on-chip,
laser-trimmed 50
clock-termination resistors ensure
excellent amplitude matching. Refer to Single-Ended
Clock Inputs (Sine-Wave Drive) for proper input ampli-
tude requirements.
Single-Ended Clock Inputs (ECL Drive)
Configure the MAX104 for single-ended ECL clock drive
by connecting the clock inputs as shown in Figure 13c
(Table 5). A well bypassed V
BB
supply (-1.3V) is essen-
tial to avoid coupling noise into the undriven clock input,
which would degrade dynamic performance.
Differential Clock Inputs (ECL Drive)
The MAX104 may be driven from a standard differential
(Figure 13d, Table 5) ECL clock source by setting the
clock termination voltage at CLKCOM to -2V. Bypass
the clock-termination return (CLKCOM) as close as
possible to the ADC with a 0.01μF capacitor connected
to GNDI.
AC-Coupling Clock Inputs
The clock inputs CLK+ and CLK- can also be driven
with positive referenced ECL (PECL) logic if the clock
M
±5V, 1Gsps, 8-Bit ADC with
On-Chip 2.2GHz Trac k/Hold Amplifier
______________________________________________________________________________________
19
CLK+
CLK- = 0V
+0.5V
-0.5V
NOTE: CLKCOM = 0V
t
Figure 13a. Single-Ended Clock Input Signals
CLK+
-0.8V
-1.8V
t
CLK- = -1.3V
NOTE: CLKCOM = -2V
Figure 13c. Single-Ended ECL Clock Drive
CLK+
CLK-
+0.5V
-0.5V
t
NOTE: CLKCOM = 0V
Figure 13b. Differential Clock Input Signals
CLK+
CLK-
-0.8V
-1.8V
t
NOTE: CLKCOM = -2V
Figure 13d. Differential ECL Clock Drive
相關(guān)PDF資料
PDF描述
MAX104CHC 【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
MAX105 Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier
MAX105ECS Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier
MAX1067ACEE Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters
MAX1067AEEE Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1040 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports
MAX1040_08 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports
MAX1040BETX 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40
MAX1040BETX+ 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40
MAX1040BETX+T 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40