- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45033 > M37517F8HP 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | M37517F8HP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 24/98頁 |
| 文件大?。?/td> | 886K |
| 代理商： | M37517F8HP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Rev.1.01
Aug 02, 2004
page 30 of 96
7517 Group
[I2C START/STOP Condition Control Register
(S2D)] 003016
The I2C START/STOP condition control register (address 003016)
controls START/STOP condition detection.
Bits 0 to 4: START/STOP condition set bits (SSC4–SSC0)
SCL release time, setup time, and hold time change the detection
condition by value of the main clock divide ratio selection bit and
the oscillation frequency f(XIN) because these time are measured
by the internal system clock. Accordingly, set the proper value to
the START/STOP condition set bits (SSC4 to SSC0) in considered
of the system clock frequency. Refer to Table 9.
Do not set “000002” or an odd number to the START/STOP condi-
tion set bit (SSC4 to SSC0).
Refer to Table 9, the recommended set value to START/STOP
condition set bits (SSC4–SSC0) for each oscillation frequency.
Fig. 34 Structure of I2C START/STOP condition control register
Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)
An interrupt can occur when detecting the falling or rising edge of
the SCL or SDA pin. This bit selects the polarity of the SCL or
SDA pin interrupt pin.
Bit 6: SCL/SDA interrupt pin selection bit (SIS)
This bit selects the pin of which interrupt becomes valid between
the SCL pin and the SDA pin.
Bit 7: STP/Low speed mode data receive enable bit
Selecting this bit “1” enables I2C to receive the start condition ad-
dress data even if the CPU is stopping or running at the low speed
mode. The detecting the falling edge of the SDA pin, RC on-chip
oscillator begins oscillation, and receive the start condition ad-
dress data. After receiving the last bit of address data ( in case of
ACK clock bit =“1”, after receiving ACK bit), SCL/SDA interrupt
and I2C interrupt are requested at the same time. And then SCL
pin becomes low hold state as a result of becoming SCL pin low
hold bit “0”. During this state, it is possible to start the Xin oscilla-
tion. And after oscillation becomes stable, normal I2C operation
begins. If the start condition which is not satisfied the hold time of
start condition is input, SCL/SDA interrupt is requested.
Note: When changing the setting of the SCL/SDA interrupt pin polarity se-
lection bit, the SCL/SDA interrupt pin selection bit, or the I2C-BUS
interface enable bit ES0, the SCL/SDA interrupt request bit may be
set. When selecting the SCL/SDA interrupt source, disable the inter-
rupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/
SDA interrupt pin selection bit, or the I2C-BUS interface enable bit
ES0 is set. Reset the request bit to “0” after setting these bits, and
enable the interrupt.
START/STOP
condition
control register
Oscillation
frequency
f(XIN) (MHz)
Note: Do not set “000002” or an odd number to the START/STOP condition set bit (SSC4 to SSC0).
Table 9 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency
Main clock
divide ratio
System
clock
φ
(MHz)
SCL release time
(
s)
Setup time
(
s)
Hold time
(
s)
8
4
2
8
2
XXX11010
XXX11000
XXX00100
XXX01100
XXX01010
XXX00100
3.375
s (13.5 cycles)
3.125
s (12.5 cycles)
2.5
s (2.5 cycles)
3.25
s (6.5 cycles)
2.75
s (5.5 cycles)
2.5
s (2.5 cycles)
6.75
s (27 cycles)
6.25
s (25 cycles)
5.0
s (5 cycles)
6.5
s (13 cycles)
5.5
s (11 cycles)
5.0
s (5 cycles)
3.375
s (13.5 cycles)
3.125
s (12.5 cycles)
2.5
s (2.5 cycles)
3.25
s (6.5 cycles)
2.75
s (5.5 cycles)
2.5
s (2.5 cycles)
4
1
2
1
b7
b0
I2C START/STOP condition
control register
START/STOP condition set bit
SCL/SDA interrupt pin polarity
selection bit
0 : Falling edge active
1 : Rising edge active
SCL/SDA interrupt pin selection bit
0 : SDA valid
1 : SCL valid
STP/Low speed mode data receive
enable bit
0 : disable
1 : enable
SIS
SIP SSC4 SSC3 SSC2 SSC1 SSC0
(S2D : address 003016)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37524E4-XXXSP | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP64 |
| M37531E4V-XXXGP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37531M4T-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| M37531M4V-XXXGP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37531E8FP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37530T-PTC | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Converter for Connecting 42-pin 1.778mm-pitch SDIP to a 40-pin Narrow-pitch Connector (for 7531, 7540, 7542 and 7544 Groups) |
| M37530T-PTCB | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Converter for Connecting 40-pin Narrow-pitch Connector to 32-pin 0.8mm-pitch LQFP (for 7531, 7532, 7534, 7540, 7542 and 7544 Groups) |
| M37530T-PTCC | 功能描述:DEV 42-PIN RSS/MCU TO 32-PIN 1.7 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37531E4FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E4FP#U0 | 制造商:Renesas Electronics Corporation 功能描述:MITSUBISHI 8 BIT OTP MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。