- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370840 > M3720 (Electronic Theatre Controls, Inc.) 1 KEY 1 SOUND PDF資料下載
參數(shù)資料
| 型號： | M3720 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1 KEY 1 SOUND |
| 中文描述： | 1鍵1聲 |
| 文件頁數(shù)： | 21/121頁 |
| 文件大?。?/td> | 1907K |
| 代理商： | M3720 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
MITSUBISHI MICROCOMPUTERS
M37207MF-XXXSP/FP, M37207M8-XXXSP
M37207EFSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
and ON-SCREEN DISPLAY CONTROLLER
21
TIMERS
The M37267M6-XXXSP has 6 timers: timer 1, timer 2, timer 3, timer
4, timer 5 and timer 6. All timers are 8-bit timers with the 8-bit timer
latch. The timer block diagram is shown in Figure 17 .
0 .
All of the timers count down and their divide ratio is 1/(n+1), where n
is the value of timer latch. By writing a count value to the correspond-
ing timer latch (addresses 00F0
16
to 00F3
16
: timers 1 to 4, addresses
020C
16
and 020D
16
: timers 5 and 6), the value is also set to a timer,
simultaneously.
The count value is decremented by 1. The timer interrupt request bit
is set to “1” by a timer overflow at the next count pulse after the count
value reaches “00
16.
”
(1) Timer 1
Timer 1 can select one of the following count sources:
f(X
IN
)/16 or f(X
CIN
)/16
f(X
IN
)/4096 or f(X
CIN
)/4096
f(X
CIN
)
External clock from the TIM2 pin
The count source of timer 1 is selected by setting bits 5 and 0 of
timer mode register 1 (address 00F4
16
). Either f(X
IN
) or f(X
CIN
) is
selected by bit 7 of the CPU mode register.
Timer 1 interrupt request occurs at timer 1 overflow.
(2) Timer 2
Timer 2 can select one of the following count sources:
f(X
IN
)/16 or f(X
CIN
)/16
Timer 1 overflow signal
External clock from the TIM2 pin
The count source of timer 2 is selected by setting bits 4 and 1 of
timer mode register 1 (address 00F4
16
). Either f(X
IN
) or f(X
CIN
) is
selected by bit 7 of the CPU mode register. When timer 1 overflow
signal is a count source for timer 2, timer 1 functions as an 8-bit
prescaler.
Timer 2 interrupt request occurs at timer 2 overflow.
(3) Timer 3
Timer 3 can select one of the following count sources:
f(X
IN
)/16 or f(X
CIN
)/16
External clock from the TIM3 pin
The count source of timer 3 is selected by setting bit 0 of timer mode
register 2 (address 00F5
16
). Either f(X
IN
) or f(X
CIN
) is selected by bit
7 of the CPU mode register.
Timer 3 interrupt request occurs at timer 3 overflow.
(4) Timer 4
Timer 4 can select one of the following count sources:
f(X
IN
)/16 or f(X
CIN
)/16
f(X
IN
)/2 or f(X
CIN
)/2
Timer 3 overflow signal
The count source of timer 3 is selected by setting bits 1 and 4 of
timer mode register 2 (address 00F5
16
). Either f(X
IN
) or f(X
CIN
) is
selected by bit 7 of the CPU mode register. When timer 3 overflow
signal is a count source for timer 4, the timer 3 functions as an 8-bit
prescaler.
Timer 4 interrupt request occurs at timer 4 overflow.
(5) Timer 5
Timer 5 can select one of the following count sources:
f(X
IN
)/16 or f(X
CIN
)/16
f(X
CIN
)
Timer 4 overflow signal
The count source of timer 3 is selected by setting bit 6 of timer mode
register 1 (address 00F4
16
) and bit 7 of timer mode register 2 (ad-
dress 00F5
16
). Either f(X
IN
) or f(X
CIN
) is selected by bit 7 of the CPU
mode register.
Timer 5 interrupt request occurs at timer 5 overflow.
(6) Timer 6
Timer 6 can select one of the following count sources:
f(X
IN
)/16 or f(X
CIN
)/16
Timer 5 overflow signal
The count source of timer 6 is selected by setting bit 7 of timer mode
register 1 (address 00F4
16
). Either f(X
IN
) or f(X
CIN
) is selected by bit
7 of the CPU mode register. When timer 5 overflow signal is a count
source for timer 6, timer 5 functions as an 8-bit prescaler.
Timer 6 interrupt request occurs at timer 6 overflow.
At reset, timers 3 and 4 are connected by hardware and “FF
16
” is
automatically set in timer 3; “07
16
” in timer 4. The f(X
IN
)
8
/16 is se-
lected as the timer 3 count source. The internal reset is released by
timer 4 overflow in this state and the internal clock is connected.
At execution of the STP instruction, timers 3 and 4 are connected by
hardware and “FF
16
” is automatically set in timer 3; “07
16
” in timer 4.
However, the f(X
IN
)
8
/16 is not selected as the timer 3 count source.
So set bit 0 of timer mode register 2 (address 00F5
16
) to “0” before
execution of the STP instruction (f(X
IN
)
8
/16 is selected as
timer 3 count source). The internal STP state is released by timer 4
overflow in this state and the internal clock is connected.
As a result of the above procedure, the program can start under a
stable clock.
8
When bit 7 of the CPU mode register (CM
7
) is “1,” f(X
IN
) be-
comes f(X
CIN
).
The timer-related registers is shown in Figures 14 to 16.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3720-1 | 1 KEY 1 SOUND |
| M3720-10 | 1 KEY 1 SOUND |
| M3720-2 | 1 KEY 1 SOUND |
| M3720-3 | 1 KEY 1 SOUND |
| M3720-4 | 1 KEY 1 SOUND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3720-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。