- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45010 > M30240MC-XXXFP 16-BIT, MROM, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M30240MC-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| 封裝： | 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 75/125頁 |
| 文件大?。?/td> | 753K |
| 代理商： | M30240MC-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
Mitsubishi microcomputers
M16C / 24 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
55
CONFIDENTIAL
Preliminary Specifications REV.B
Specifications in this manual are tentative and subject to change
Universal Serial Bus
EP0CSR5 (SETUP_END):
The USB FCU sets this bit to a “1” if a control transfer has ended before the specific length of data is trans-
ferred during the data phase. The CPU clears this bit by writing a “1” to EP0CSR7. Once the CPU sees the
SETUP_END bit set, it stops accessing the FIFO to service the previous setup transaction. If OUT_PKT_RDY
is set at the same time SETUP_END is set, it indicates the previous setup transaction ended, and a new SET-
UP token is in the FIFO.
EP0CSR6 and EP0CSR7:
These bits are used to clear EP0CSR0 and EP0CSR5 respectively. Writing a “1” to these bits clears the corre-
sponding register bit.
The USB Endpoint 0 MAXP, shown in Figure 45, indicates the maximum packet size (MAXP) of End-
point 0 IN/OUT packet. The default value for Endpoint 0 MAXP is 8 bytes. The CPU can change this
value, as negotiated with the host controller through the SET_DESCRIPTOR command.
Figure 45:
USB Endpoint 0 MAXP
The USB Endpoint 0 OUT WRT CNT register, shown in Figure 46, contains the number of bytes of
the current data set in the OUT FIFO. The USB FCU sets the value in the Write Count Register after
having successfully received a packet of data from the host. The CPU reads the register to determine
the number of bytes to be read from the FIFO.
Figure 46:
USB Endpoint 0 OUT WRT CNT
The USB Endpoint x IN CSR (Control & Status Register), shown in Figure 47, contains control and
status information of the respective IN endpoint 1-4.
INXCSR0 (IN_PKT_RDY) and INXCSR5 (TX_FIFO_NOT_EMPTY):
These two bits are read together to determine IN FIFO status. A “1” can be written to the INXCSR0 bit by the
CPU to indicate a packet of data is written to the FIFO (see “IN (Transmit) FIFO” operation for details).
INXCSR1 (UNDER_RUN):
This bit is used in ISO mode only to indicate to the CPU that a FIFO underrun has occurred. The USB FCU
sets this bit to a “1” at the beginning of an IN token if no data packet is in the FIFO. Setting this bit causes the
INST12 bit of the Interrupt Status Register 2 to set. The CPU writes a “0” to clear this bit.
INXCSR2 (SEND_STALL):
The CPU writes a “1” to this bit when the endpoint is stalled (transmitter halt). The USB FCU returns a STALL
handshake while this bit is set. The CPU writes a “0” to clear this bit.
INXCSR3 (ISO):
The CPU writes a “1” to this bit to initialize the respective endpoint as an isochronous endpoint for IN trans-
actions.
INXCSR4 (INTPT):
The CPU writes a “1” to this bit to initialize this endpoint as a status change endpoint for IN transactions. This
bit is set only if the corresponding endpoint is to be used to communicate rate feedback information (see
Chapter . IN (Transmit) FIFOs for details).
EP0MXP4:0
Maximum packet size (MAXP) of Endpoint 0 IN/OUT packet.
MSB
7
LSB
0
Reserved
EP0MXP5 EP0MXP4 EP0MXP3
EP0MXP1 EP0MXP0
EP0MXP2
Access: R/W
Reset:
0816
Address: 031316
W_CNT4:0
Receive Byte Count.
MSB
7
LSB
0
Reserved Reserved Reserved
W_CNT4
W_CNT3
W_CNT1
W_CNT0
W_CNT2
Access: R
Reset:
0016
Address: 031516
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30240M4-XXXFP | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| M30240M1-XXXFP | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| M30245MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30245FCGP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30260F3VGP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30240S1 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240S1-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240S2 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240S2-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240S3 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。