- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376119 > M12L64322A-6T (Electronic Theatre Controls, Inc.) PT 5C 5#16 SKT RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | M12L64322A-6T |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PT 5C 5#16 SKT RECP |
| 中文描述： | 為512k × 32位× 4個(gè)銀行同步DRAM |
| 文件頁數(shù)： | 2/44頁 |
| 文件大小： | 813K |
| 代理商： | M12L64322A-6T |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ESMT
M12L64322A
Elite Semiconductor Memory Technology Inc.
Publication Date: May. 2004
Revision
:
1.7
2/44
DQM0~3
DQ
Mode
Register
C
Column
Address
Buffer
&
Refresh
Counter
Row
Address
Buffer
&
Refresh
Counter
Bank D
Bank C
R
Bank A
Bank B
Sense Amplifier
Column Decoder
Data Control Circuit
L
I
B
Address
Clock
Generator
CLK
CKE
C
CS
RAS
CAS
WE
BLOCK DIAGRAM
PIN DESCRIPTION
PIN
NAME
INPUT FUNCTION
CLK
System Clock
Active on the positive going edge to sample all inputs
CS
Chip Select
Disables or enables device operation by masking or enabling all
inputs except CLK , CKE and DQM0-3.
CKE
Clock Enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior new command.
Disable input buffers for power down in standby.
A0 ~ A10
Address
Row / column address are multiplexed on the same pins.
Row address : RA0~RA10, column address : CA0~CA7
BA0 , BA1
Bank Select Address
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
RAS
Row Address Strobe
Latches row addresses on the positive going edge of the CLK with
RAS low.
Enables row access & precharge.
CAS
Column Address Strobe
Latches column address on the positive going edge of the CLK with
CAS low.
Enables column access.
WE
Write Enable
Enables write operation and row precharge.
Latches data in starting from CAS ,
WE
active.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M12L64322A-7T | 512K x 32 Bit x 4 Banks Synchronous DRAM |
| M12S16161A | 512K x 16Bit x 2Banks Synchronous DRAM |
| M12S16161A-10T | 512K x 16Bit x 2Banks Synchronous DRAM |
| M12S16161A-10TG | 512K x 16Bit x 2Banks Synchronous DRAM |
| M12S16161A-15T | 512K x 16Bit x 2Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M12L64322A-6TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM |
| M12L64322A-6TG2U | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks |
| M12L64322A-6TIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM |
| M12L64322A-7BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks Synchronous DRAM |
| M12L64322A-7BG2U | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 32 Bit x 4 Banks |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。