- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369884 > LXP730LE Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | LXP730LE |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁(yè)數(shù)： | 56/70頁(yè) |
| 文件大?。?/td> | 1007K |
| 代理商： | LXP730LE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)當(dāng)前第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
LXP730
—
Multi-Rate DSL Framer
56
Datasheet
5.6
Slip Buffer Lower Threshold Register
Address: 18
Abbreviation: SLP_THDL
Read/Write
Table 47. FIFO/Miscellaneous Control Register
Bit
Name
Default
Description
<7:6>
SAPCLKDIV
00b
Async serial port clock select, 0 = MCLK/2, 1 = MCLK/4, 2 = MCLK/
8,
3 = MCLK/16.
5
TX8KSSEL
0
Transmit 8 KHz reference sync select control. 0 = TX reference
sync selected from PCM interface, 1 = TX reference sync selected
from codec interface.
4
REMOTE_LB
0
Remote Loopback select. Controls the scrambling polynomial for
remote loopback. 0 = normal operation, 1 = remote loopback.
3
PDOE_SEL
0
PCM data output enable select. Default value of 0 causes pin to be
FRMSYNC12 for codec operation. Set to 1 to create the output
enable signal PDOE for PCM usage. PDOE goes high for
programmed PCM time slots in the Nx registers.
2
DXFIFORXT
0
DX FIFO reset control. The DX elastic store FIFO is reset on a 0 to a
1 transition. The 0 or 1 state must be active for a minimum of 3
BITCLK periods.
1
MXFIFORXT
0
MX FIFO reset control. The MX elastic store FIFO is reset on a 0 to
a 1 transition. The 0 or 1 state must be active for a minimum of 3
BITCLK periods.
0
FIX2BSTUF
0
Fixed 2-bit stuffing mode enable; 0 = disable, 1 = enable.
Table 48. Slip Buffer Lower Threshold
Bit
Name
Default
Description
<7>
SLP_L_EN
0
0 = Use default, 1 = Enable and use Bits <6:0> for the Lower
Threshold. Must be set when Stopped (Run/Stop = 0).
<6:0>
SLP_LWR
0
MPC Mode: Lower Threshold of PCM Receive Slip Buffer (Default
31-N). HWC Mode: Not Used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT1000 | LAN TRANSCEIVER|SINGLE|HYBRID|BGA|492PIN|PLASTIC |
| LXT19908 | Amplifier. Other |
| LXT300JE | PCM Transceiver |
| LXT300NE | PCM Transceiver |
| LXT300PE | PCM Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXP80 | 制造商:Johnson Components 功能描述: |
| LXPB2SA-50SB-Q | 制造商:SMC Corporation of America 功能描述:Actuator, electric, ball bushing |
| LXPH0000 | 制造商:Red Lion Controls 功能描述:ANNUNCIATOR LABELS, 1 LPAX LABEL: PH 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PH |
| LXPHA000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE A 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE A |
| LXPHB000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE B 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE B |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。