Datasheet
5
Multi-Rate DSL Framer
—
LXP730
5.13.24 DX Z Bits 33 - 40....................................................................................68
5.13.25 DX Z Bits 41 - 48....................................................................................68
Reserved Registers (2 bytes)..............................................................................68
Interrupt Registers (2 bytes)................................................................................69
5.15.1 Interrupt Enables....................................................................................69
5.15.2 Interrupt Status.......................................................................................69
Mechanical Specifications
....................................................................................70
5.14
5.15
6.0
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
LXP730 Block Diagram.........................................................................................9
LXP730 Pin Assignments....................................................................................10
Clock Generation and Distribution.......................................................................22
Frame Format for N=12.......................................................................................26
Activation State Machine.....................................................................................27
High Performance Voice/Data Transport ............................................................28
Pair Gain Transport.............................................................................................29
T1/E1 Fractional Transport..................................................................................29
IOM Adaption Circuitry........................................................................................30
Multiple Interrupt Line Circuit...............................................................................32
Generic PCM Interface Timing............................................................................34
PCM Timing, 1X Clock........................................................................................35
PCM Timing, 2X Clock........................................................................................36
Codec Interface Timing.......................................................................................37
Asynchronous Port Timing..................................................................................38
OSIO Timing........................................................................................................39
MDSL Interface Input Timing...............................................................................40
MDSL Interface Output Timing............................................................................40
E1/T1 Input Timing..............................................................................................41
E1/T1 Output Timing...........................................................................................41
Microprocessor Write Cycle - Motorola Mode .....................................................42
Microprocessor Read Cycle - Motorola Mode.....................................................43
Microprocessor Write Cycle - Intel Mode ............................................................44
Microprocessor Read Cycle - Intel Mode............................................................45
Reset Timing.......................................................................................................45
64 - Pin LQFP Package Specification.................................................................70