- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369884 > LXP730LE Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | LXP730LE |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁(yè)數(shù)： | 25/70頁(yè) |
| 文件大?。?/td> | 1007K |
| 代理商： | LXP730LE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
Multi-Rate DSL Framer
—
LXP730
Datasheet
25
The Z bits may either accessed through the registers or the OSIO interface. This is controlled by the
Z_CTL bit in register 23h, MISC_CTL. When OH and Z bits both go through the OSIO, they go in
order as listed in the frame structure in
Table 7
. For example: if transparent OH and Z bits all go
through the OSIO, then the order for an MDSL frame is 2 OH bits, 12 Z bits, 10 OH bits, 12 Z bits,
10 OH bits, 12 Z bits, 10 OH bits, 12 Z bits. Switching to OH predefined, the corresponding
predefined OH bits would not appear at the OSIO and there would be a gap at those time locations.
In HWC mode all the Z bits and the user definable OH bits go through the OSIO.
When the LXP730 is in fractional T1 mode, Z bits are part of the payload and not accessible,
otherwise they are accessible in the Z bit registers.
2.13
MDSL Frame Format
The LXP730 has a transport frame format that adjusts automatically with the
N
setting. The overall
structure remains constant while adjusting the number of time slots within the payload blocks.
Table 7
and
Figure 4
shows the overall frame format.
The frame is made up of a sync word, followed by alternating sets of MDSL Overhead bits and
groups of data blocks. The final element of each frame is a section set aside for stuffing, used to
synchronize payload with DSL framing where required.
Table 6. MDSL Frame Sync Word (FSW) Patterns
Type Pattern
Bits
Quat Value
Normal
10101000001000
+3 +3 +3 -3 -3 +3 -3
Time-reversed
00100000101010
-3 +3 -3 -3 +3 +3 +3
Inverted-Sign-Bit
00000010100010
-3 -3 -3 +3 +3 -3 +3
Inverted-Sign-Time-Reversed
10001010000000
+3 -3 +3 +3 -3 -3 -3
Table 7. MDSL Frame Format
Description
Number of Bits
Sync Word
14
MOH
2
B1-B12
[
Z
+ (N
×
8)]
×
12
MOH
10
B13-B24
[
Z
+ (N
×
8)]
×
12
MOH
10
B25-B36
[
Z
+ (N
×
8)]
×
12
MOH
10
B37-B48
[
Z
+ (N
×
8)]
×
12
Stuff
0 or 4, typ avg 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT1000 | LAN TRANSCEIVER|SINGLE|HYBRID|BGA|492PIN|PLASTIC |
| LXT19908 | Amplifier. Other |
| LXT300JE | PCM Transceiver |
| LXT300NE | PCM Transceiver |
| LXT300PE | PCM Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXP80 | 制造商:Johnson Components 功能描述: |
| LXPB2SA-50SB-Q | 制造商:SMC Corporation of America 功能描述:Actuator, electric, ball bushing |
| LXPH0000 | 制造商:Red Lion Controls 功能描述:ANNUNCIATOR LABELS, 1 LPAX LABEL: PH 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PH |
| LXPHA000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE A 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE A |
| LXPHB000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE B 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE B |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。