- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385497 > LPC2366FBD100 (NXP Semiconductors N.V.) ARM7 with 256 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, and 10-bit ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC2366FBD100 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | ARM7 with 256 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, and 10-bit ADC |
| 封裝： | LPC2366FBD100<SOT407-1 (LQFP100)|<<http://www.nxp.com/packages/SOT407-1.html<1<Always Pb-free,; |
| 文件頁(yè)數(shù)： | 14/18頁(yè) |
| 文件大?。?/td> | 220K |
| 代理商： | LPC2366FBD100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
ES_LPC2366
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Errata sheet
Rev. 9 — 20 April 2011
14 of 18
NXP Semiconductors
ES_LPC2366
Errata sheet LPC2366
3.20 ADC.2: External sync inputs not operational
Introduction:
In software-controlled mode (BURST bit is 0), the 10-bit ADC can start conversion by
using the following options in the A/D Control Register:
Problem:
The external start conversion feature, AD0CR:START = 0x2 or 0x3, may not work reliably
and ADC external trigger edges on P2.10 or P1.27 may be missed. The occurrence of this
problem is peripheral clock (pclk) dependent. The probability of error (missing a ADC
trigger from GPIO) is estimated as follows:
For PCLK_ADC = 72 MHz, probability error = 12 %
For PCLK_ADC = 50 MHz, probability error = 6 %
For PCLK_ADC = 12 MHz, probability error = 1.5 %
The probability of error is not affected by the frequency of ADC start conversion edges.
Work-around:
In software-controlled mode (BURST bit is 0), the START conversion options (bits 26:24
set to 0x1 or 0x4 or 0x5 or 0x6 or 0x7) can be used. The user can also start a conversion
by connecting an external trigger signal to a capture input pin (CAPx) from a Timer
peripheral to generate an interrupt. The timer interrupt routine can then start the ADC
conversion by setting the START bits (26:24) to 0x1. The trigger can also be generated
from a timer match register.
Fig 1.
A/D control register options
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC2367FBD100 | ARM7 with 512 kB flash, 58 kB SRAM, Ethernet and 10-bit ADC |
| LPC2368FBD100 | ARM7 with 512 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, SD-MMC, and 10-bit ADC |
| LPC2377FBD144 | Single-chip 16-bit-32-bit microcontrollers; 512 kB flash with ISP-IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC-DAC |
| LPC2378FBD144 | Single-chip 16-bit-32-bit microcontrollers; 512 kB flash with ISP-IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC-DAC |
| LPC2387FBD100 | Single-chip 16-bit-32-bit MCU; 512 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2366FBD100,551 | 功能描述:ARM微控制器 - MCU ARM7 256KF/USB/ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2366FBD100/CP3298551 | 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
| LPC2366FBD100551 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 72MHZ LQFP-100 |
| LPC2366FBD100CP329 | 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
| LPC2366FBD100-S | 制造商:NXP Semiconductors 功能描述:MCU 16-Bit/32-Bit LPC2000 ARM7TDMI-S RISC 256KB Flash 3.3V 100-Pin LQFP Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。