- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385490 > LM9627CCEA (National Semiconductor Corporation) BZ Series Standard Basic Switch, Single Pole Double Throw Circuitry, 15 A at 125 Vac, Overtravel Plunger Actuator, 2,5 N - 3,61 N [9 oz - 13 oz] Operating Force, Silver Contacts, Screw Termination, CE, CSA, DEMKO, PDF資料下載
參數(shù)資料
| 型號： | LM9627CCEA |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | BZ Series Standard Basic Switch, Single Pole Double Throw Circuitry, 15 A at 125 Vac, Overtravel Plunger Actuator, 2,5 N - 3,61 N [9 oz - 13 oz] Operating Force, Silver Contacts, Screw Termination, CE, CSA, DEMKO, |
| 中文描述： | 彩色CMOS圖像傳感器顯卡30醫(yī)科 |
| 文件頁數(shù)： | 20/37頁 |
| 文件大小： | 370K |
| 代理商： | LM9627CCEA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Confidential
20
www.national.com
Functional Description
(continued)
14.0 DIGITAL VIDEO PORT
The captured image is placed onto a flexible 12-bit digital port as
shown in Figure 10. The digital video port consists of a program-
mable 12-bit digital Data Out Bus (
d[11:0]
) and three program-
mable synchronisation signals (
hsync, vsync, pclk
).
By default the synchronisation signals are configured to operate
in “
master”
mode. They can be programed to operate in “
slave
”
mode.
The following sections are a detailed description of the timing
and programming modes of digital video port.
Pixel data is output on a 12-bit digital video bus. This bus can be
tri-stated by asserting the
TriState
bit in the VIDEOMODE1 reg-
ister.
14.1
A programmable matrix switch is provided to map the output of
the internal pixel framer to the pins of the digital video bus as
illustrated in Figure 33.
Internal Pixel Framer Output Register
8
7
6
10
11
Digital Video Data Out Bus (d[11:0])
Figure 33. Digital Video Bus Switching Modes
This feature allows a programmable digital gain to be imple-
mented when connecting the sensor to 8 or 10 bit digital video
processing systems as illustrated in Figure 34. The unused bits
on the digital video bus can be optionally tri-stated.
Figure 34. Example of connection to 10/8 bit systems
Synchronisation Signals in Master Mode
By default the sensor’s digital video port’s synchronisation sig-
nals are configured to operate in master mode. In master mode
the integrated timing and control block controls the flow of data
onto the 12-bit digital port, three synchronisation outputs are
provided:
pclk
is the pixel clock output pin.
hsync
is the horizontal synchronisation output signal.
vsync
is the vertical synchronisation output signal.
14.2
The pixel clock output pin,
pclk,
is provided to act as a synchro-
nisation reference for the pixel data appearing at the digital
video out bus pins d[11:0]. This pin can be programmed to oper-
ate in two modes:
In free running mode the pixel clock output pin,
pclk,
is always
running with a fixed period. Pixel data appearing on the digital
video bus
d[11:0]
are synchronized to a specified active edge
of the clock as shown in Figure 35.
Pixel Clock Output Pin (pclk) (Master Mode)
Figure 35.
pclk
in Free Running Mode
In data ready mode, the pixel clock output pin (
pclk
) will pro-
duce a pulse with a specified level every time valid pixel data
appears on the digital video bus
d[11:0]
as shown in Figure
36.
d11
9
d10
d9
a) MSB Bit 11, Switch Mode (default)
d8
d7
5
d6
4
d5
3
d4
2
d3
1
d2
0
d1 d0
b) MSB Bit 10, Switch Mode
d) MSB bit 8, Switch Mode
Internal Pixel Framer Output Register
9
8
7
6
10
11
d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0
5
4
3
2
1
0
c) MSB bit 9, Switch Mode
d0
Internal Pixel Framer Output Register
9
8
7
10
11
d11 d10 d9 d8 d7 d6 d5 d4 d3
d2
d1
6
5
4
3
2
1
0
Internal Pixel Framer Output Register
9
8
7
10
11
d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1
6
5
4
3
2
1
0
d0
10 bit
Digital
Image
Processor
d9
d8
d7
d6
d5
d4
d3
d2
d1
d0
d11
d10
d9
d8
d7
d6
d5
d4
d3
d2
d1
d0
LM9627
8 bit
Digital
Image
Processor
d7
d6
d5
d4
d3
d2
d1
d0
d11
d10
d9
d8
d7
d6
d5
d4
d3
d2
d1
d0
LM9627
a) LM9627 Connected to a 10 bit Digital Image Processors
b) LM9627 Connected to a 8 bit Digital Image Processors
pclk
d[11:0]
pclk
d[11:0]
a) pclk active edge negative
b) pclk active edge positive (default)
invalid pixel data
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM9627 | Metal Foil Resistor; Series:SMR1D; Resistance:2.5kohm; Resistance Tolerance:+/- 0.01 %; Power Rating:0.25W; Temperature Coefficient:+/-0.6 ppm; Terminal Type:PCB Surface Mount; Leaded Process Compatible:No |
| LM98555 | CCD Driver |
| LM98555CCMH | CCD Driver |
| LM98714 | Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output |
| LMC6035IBP | Low Power 2.7V Single Supply CMOS Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM9627HEADBOARD | 功能描述:EVALUATION BOARD FOR LM9627 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| LM9628 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
| LM9628EVAL-KIT | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
| LM9628IEA | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
| LM9628SAMPLE-KIT | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9628 Color CMOS Image Sensor VGA 30 FPS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。