- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1931 > KSZ8862-16MQL (Micrel Inc)IC SWITCH 10/100 16BIT 128-PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8862-16MQL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 86/125頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH 10/100 16BIT 128-PQFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 系列： | KSZ8862 |
| 控制器類型： | 以太網(wǎng)開關(guān)控制器 |
| 接口： | PCI |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 配用： | 576-1638-ND - BOARD EVALUATION KSZ8862-10FL 576-1637-ND - BOARD EVALUATION KSZ8862-100FX |
| 其它名稱： | 576-1564 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
Micrel, Inc.
KSZ8862-16/32MQL
April 2007
63
M9999-040407-3.0
Bank 16 RXQ Memory Information Register (0x0A): RXMIR
This register indicates the amount of receive data available in the RXQ of the QMU module.
Bit
Default Value
R/W
Description
15-13
-
RO
Reserved
12-0
-
RO
RXMA Receive Packet Data Available
The amount of Receive packet data available is represented in units of byte. The RXQ
memory is used for both frame payload, status word. There is total 4096 bytes in RXQ.
This counter will update after a complete packet is received and also issues an interrupt
when receive interrupt enable IER[13] in Bank 18 is set.
Note: Software must be written to empty the RXQ memory to allow for the new RX
frame. If this is not done, the frame may be discarded as a result of insufficient RXQ
memory.
Bank 17 TXQ Command Register (0x00): TXQCR
This register is programmed by the Host CPU to issue a transmit command to the TXQ. The present transmit frame in the
TXQ memory is queued for transmit.
Bit
Default Value
R/W
Description
15-1
-
RO
Reserved
0
0x0
RW
TXETF Enqueue TX Frame
When this bit is set as 1, the current TX frame prepared in the TX buffer is queued for
transmit.
Note: This bit is self-clearing after the frame is finished transmitting. The software should
wait for the bit to be cleared before setting up another new TX frame.
Bank 17 RXQ Command Register (0x02): RXQCR
This register is programmed by the Host CPU to issue release command to the RXQ. The current frame in the RXQ frame
buffer is read out by the host and the memory space is released.
Bit
Default Value
R/W
Description
15-1
-
RO
Reserved Do not write to this register.
0
0x0
RW
RXRRF Release RX Frame
When this bit is set as 1, the current RX frame buffer is released.
Note: This bit is self-clearing after the frame memory is released. The software should
wait for the bit to be cleared before processing new RX frames.
Bank 17 TX Frame Data Pointer Register (0x04): TXFDPR
The value of this register determines the address to be accessed within the TXQ frame buffer. When the AUTO increment
is set, it will automatically increment the pointer value on Write accesses to the data register.
The counter is incremented by one for every byte access, by two for every word access, and by four for every double
word access.
Bit
Default Value
R/W
Description
15
-
RO
Reserved
14
0x0
RW
TXFPAI TX Frame Data Pointer Auto Increment
When this bit is set, the TX Frame data pointer register increments automatically on
accesses to the data register. The increment is by one for every byte access, by two for
every word access, and by four for every doubleword access.
When this bit is reset, the TX frame data pointer is manually controlled by user to access
the TX frame location.
13-11
-
RO
Reserved
10-0
0x0
RW
TXFP TX Frame Pointer
TX Frame Pointer index to the Frame Data register for access.
This field reset to next available TX frame location when the TX Frame Data has been
enqueued through the TXQ command register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8862-32MQL | IC ETHERNET SW 2PORT BUS 128PQFP |
| KSZ8863MLLI | IC ETHERNET SWITCH 3PORT 48-LQFP |
| KSZ8864RMNI | IC ETHERNET SWITCH 4PORT 64QFN |
| KSZ8873FLLI | IC ETHERNET SWITCH 3PORT 64LQFP |
| KSZ8873MLLJ | IC ETHERNET SWITCH 3PORT 64LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8862-16MQL-FX | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (16-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8862-32MQL | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8862-32MQL-FX | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8862-MQL | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface and Fiber Support |
| KSZ8863FLL | 功能描述:以太網(wǎng) IC 3-Port 10/100 Ethernet Switch with 1x FX Port and 1x TX Port (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。