參數(shù)資料
型號: KSZ8862-16MQL
廠商: Micrel Inc
文件頁數(shù): 57/125頁
文件大?。?/td> 0K
描述: IC SWITCH 10/100 16BIT 128-PQFP
標準包裝: 66
系列: KSZ8862
控制器類型: 以太網(wǎng)開關控制器
接口: PCI
安裝類型: 表面貼裝
封裝/外殼: 128-BFQFP
供應商設備封裝: 128-PQFP(14x20)
包裝: 托盤
配用: 576-1638-ND - BOARD EVALUATION KSZ8862-10FL
576-1637-ND - BOARD EVALUATION KSZ8862-100FX
其它名稱: 576-1564
Micrel, Inc.
KSZ8862-16/32MQL
April 2007
37
M9999-040407-3.0
D[7:0]
D[15:8]
D[23:16]
D[31:24]
GND
HD[7:0]
nHBE[0]
nHBE[2]
nHBE[3]
HD[15:8]
nHBE[1]
HD[23:16]
HD[31:24]
A[15:2]
A[1]
D[7:0]
D[15:8]
BE0N
BE1N
8-bit Data Bus
HA[1]
HA[15:2]
HD[7:0]
HA[0]
VDD
A[15:2]
A[1]
D[7:0]
D[15:8]
BE0N
BE1N
16-bit Data Bus
(for example: ISA-like)
HA[1]
HA[15:2]
HD[7:0]
HA[0]
nSBHE
A[15:2]
A[1]
BE0N
BE1N
BE2N
BE3N
32-bit Data Bus
(for example: EISA-like)
HA[15:2]
HD[15:8]
KSZ8862-16
KSZ8862-32
Figure 10. KSZ8862M 8-Bit, 16-Bit, and 32-Bit Data Bus Connections
BIU Implementation Principles
Since the KSZ8862M is an I/O device with 16 addressable locations, address decoding is based on the values of A15-A4
and AEN. Whenever DATACSN is asserted, the address decoder is disabled and a 32-bit transfer to Data Register is
assumed (BE3N – BE0N are ignored).
If address latching is required, the address is latched on the rising edge of ADSN and is transparent when ADSN=0.
1.
Byte, word, and double-word data buses and accesses (transfers) are supported.
2.
Internal byte swapping is not implemented and word swapping is supported internally. Refer to Figure 12 for the
appropriate 8-bit, 16-bit, and 32-bit data bus connection.
3.
Since independent sets of synchronous and asynchronous signals are provided, synchronous and asynchronous
cycles can be mixed or interleaved as long as they are not active simultaneously.
4.
The asynchronous interface uses RDN and WRN signal strobes for data latching. If necessary, ARDY is de-
asserted on the leading edge of the strobe.
5.
The VLBUS-like synchronous interface uses BCLK, ADSN, and SWR and CYCLEN to control read and write
operations and generate SRDYN to insert the wait state, if necessary, when VLBUSN = 0. For read, the data must
be held until RDYRTNN is asserted.
6.
The EISA-like burst transfer is supported using synchronous interface signals and DATACSN when I/O signal
VLBUSN = 1. Both the system/host/memory and KSZ8862M are capable of inserting wait states. To set the
system/host/memory to insert a wait state, assert RDYRTNN signal. To set the KSZ8862M to insert a wait state,
assert SRDYN signal.
相關PDF資料
PDF描述
KSZ8862-32MQL IC ETHERNET SW 2PORT BUS 128PQFP
KSZ8863MLLI IC ETHERNET SWITCH 3PORT 48-LQFP
KSZ8864RMNI IC ETHERNET SWITCH 4PORT 64QFN
KSZ8873FLLI IC ETHERNET SWITCH 3PORT 64LQFP
KSZ8873MLLJ IC ETHERNET SWITCH 3PORT 64LQFP
相關代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8862-16MQL-FX 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (16-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8862-32MQL 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8862-32MQL-FX 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8862-MQL 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface and Fiber Support
KSZ8863FLL 功能描述:以太網(wǎng) IC 3-Port 10/100 Ethernet Switch with 1x FX Port and 1x TX Port (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray