參數(shù)資料
型號(hào)： KP80524NY450128
英文描述： Microprocessor
中文描述： 微處理器
文件頁(yè)數(shù)： 70/81頁(yè)
文件大?。?/td> 598K
代理商： KP80524NY450128
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
70
NMI (I - 1.5V Tolerant)
The NMI (Non-Maskable Interrupt) indicates that an external interrupt has been generated. NMI
becomes the LINT1 signal when the APIC is disabled. Asserting NMI causes an interrupt with an
internally supplied vector value of 2. An external interrupt-acknowledge transaction is not
generated. If NMI is asserted during the execution of an NMI service routine, it remains pending
and is recognized after the IRET is executed by the NMI service routine. At most, one assertion of
NMI is held pending. NMI is rising edge sensitive.
PICCLK (I - 2.5V Tolerant)
The PICCLK (APIC Clock) signal is an input clock to the processor and system logic or I/O APIC
that is required for operation of the processor, system logic, and I/O APIC components on the
APIC bus.
PICD[1:0] (I/O - 1.5V Tolerant Open-drain)
The PICD[1:0] (APIC Data) signals are used for bi-directional serial message passing on the APIC
bus. They must be connected to the appropriate pins/balls of all APIC bus agents, including the
processor and the system logic or I/O APIC components. If the PICD0 signal is sampled low on
the active-to-inactive transition of the RESET# signal, then the APIC is hardware disabled.
PLL1, PLL2 (Analog)
The PLL1 and PLL2 signals provide isolated analog decoupling is required for the internal PLL.
See Section 3.2.2 for a description of the analog decoupling circuit.
PRDY# (O - GTL+)
The PRDY# (Probe Ready) signal is a processor output used by debug tools to determine
processor debug readiness.
PREQ# (I - 1.5V Tolerant)
The PREQ# (Probe Request) signal is used by debug tools to request debug operation of the
processor.
PWRGOOD (I - 2.5V Tolerant)
PWRGOOD (Power Good) is a 2.5-V tolerant input. The processor requires this signal to be a
clean indication that clocks and the power supplies (V
CC
, V
CCT
, etc.) are stable and within their
specifications. Clean implies that the signal will remain low, (capable of sinking leakage current)
and without glitches, from the time that the power supplies are turned on, until they come within
specification. The signal will then transition monotonically to a high (2.5V) state. Figure 24
illustrates the relationship of PWRGOOD to other system signals. PWRGOOD can be driven
inactive at any time, but clocks and power must again be stable before the rising edge of
相關(guān)PDF資料
PDF描述
RH8053GC017512 Microprocessor
RH8053GC021512 Microprocessor
RH8053GC025512 Microprocessor
RH8053GC029512 Microprocessor
RH8053GC033512 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KP80526NY700128 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
KP80S 3601F200 制造商:STKE 功能描述:
KP80S 3602F100 制造商:STKE 功能描述:
KP80S1801F100 制造商:STK ELECTRONICS 功能描述:
KP80S2202J600 制造商:n/a 功能描述:AF322X600 5%
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*