- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384577 > JZ48F4L0QTZ (Intel Corp.) StrataFlash Wireless Memory PDF資料下載
參數(shù)資料
| 型號： | JZ48F4L0QTZ |
| 廠商： | Intel Corp. |
| 英文描述： | StrataFlash Wireless Memory |
| 中文描述： | 無線的StrataFlash存儲器 |
| 文件頁數(shù)： | 55/106頁 |
| 文件大?。?/td> | 1272K |
| 代理商： | JZ48F4L0QTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
55
10.3.4
Data Hold
For burst read operations, the Data Hold (DH) bit determines whether the data output remains valid
on DQ[15:0] for one or two-clock cycles. This period of time is called the “data cycle”. When DH
is set, output data is held for two clocks (default). When DH is cleared, output data is held for one
clock (see
Figure 26
). The processor’s data setup time and the flash memory’s clock-to-data output
delay should be considered when determining whether to hold output data for one or two clocks. A
method for determining the Data Hold configuration is shown below:
To set the device at one clock data hold for subsequent reads, the following condition must be
satisfied:
t
CHQV
(ns) + t
DATA
(ns)
≤
One CLK Period (ns)
t
DATA
= Data set up to Clock (defined by CPU)
For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming
t
CHQV
= 20 ns and t
DATA
= 4ns. Applying these values to the formula above:
20 ns + 4 ns
≤
25 ns
The equation is satisfied and data will be available at every clock period with data hold setting at
one clock.
If t
CHQV
(ns) + t
DATA
(ns) >
One CLK Period (ns), data hold setting of 2 clock periods must be
used.
Table 13.
WAIT Functionality Table
Condition
WAIT
Notes
CE# = ‘1’, OE# = ‘X’
CE# = ‘X’, OE# = ‘1’
High-Z
1
CE# =’0’, OE# = ‘0’
Active
1
Synchronous Array Reads
Active
1
Synchronous Non-Array Reads
Active
1
All Asynchronous Reads
Deasserted
1
All Writes
High-Z
1,2
Notes:
1.
Active:
WAIT is asserted until data becomes valid, then
deasserts
When OE# = V
IH
during writes, WAIT = High-Z
2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| JZC-32F | SUBMINIATURE INTERMEDIATE POWER RELAY |
| KCA370UH | AM Tuner For Car Audio(汽車音響AM調(diào)諧器) |
| KCC1102A | Electronic AM/FM/MPX/Noise Canceller Tuner(電子式調(diào)幅/調(diào)頻/多路通道噪聲消除器) |
| KCC1202V | Electronic AM/FM/MPX/Noise Canceller Tuner(電子式AM/FM/多路轉(zhuǎn)換噪聲消除調(diào)諧器) |
| KCF201H | FM Tuner for Car Audio(FM調(diào)諧器（用于汽車音響）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| JZ500 | 功能描述:8 ~ 50pF Trimmer Capacitor 110V Top Adjustment Surface Mount 0.177" L x 0.126" W (4.50mm x 3.20mm) 制造商:knowles voltronics 系列:JZ 包裝:剪切帶（CT） 零件狀態(tài):有效 電容范圍:8 ~ 50pF 調(diào)節(jié)類型:頂部調(diào)節(jié) 電壓 - 額定:110V 大小/尺寸:0.177" 長 x 0.126" 寬（4.50mm x 3.20mm） 高度 - 安裝（最大值）:0.057"（1.45mm） 安裝類型:表面貼裝 特性:通用 標(biāo)準(zhǔn)包裝:1 |
| JZ58F0046L0Y1G | 制造商:Micron Technology Inc 功能描述:512LCR/256DD 12POP 1.8 X16 HF 128 BALL - Tape and Reel |
| JZ58F0046L0Y1GH0 | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
| JZ58F0046L0Y1GH1 | 制造商:Micron Technology Inc 功能描述:WIRELESS - Tape and Reel |
| JZ58F0046L0Y1GHB | 制造商:Micron Technology Inc 功能描述:WIRELESS - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。