- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC30-01SI (LATTICE SEMICONDUCTOR CORP) In-System Programmable Analog Circuit PDF資料下載
參數(shù)資料
| 型號： | ISPPAC30-01SI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | In-System Programmable Analog Circuit |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數(shù)： | 29/30頁 |
| 文件大?。?/td> | 379K |
| 代理商： | ISPPAC30-01SI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁
Lattice Semiconductor
ispPAC30 Preliminary Data Sheet
29
(see timing speci
fi
cations). As with the programming instructions above, calibration does not begin until entry of the
Run-Test/Idle state. The completion of the calibration is not dependent, however, on any further TAP control. This
means the state of the TAP can be returned immediately to the Test-Logic-Reset state. The only consideration
would be to not clock the TAP during critical analog operations. The
fi
rst several milliseconds of the calibration rou-
tine are consumed waiting for con
fi
gurations to settle, though, leaving more than enough time to clock the TAP back
to the Test-Logic-Reset state. The bit code for this instruction is shown in Table 6.
The POWERDN (power down command) and POWERUP (power up command) are unique instructions speci
fi
ed
by Lattice for the ispPAC30 to command the normal and low-power or shut-down states of the device. As with other
instructions above, these instructions do not begin until entry of the Run-Test/Idle state. Timing for coming out of
power-down mode as well as supply current used in this mode are speci
fi
ed in the spec tables of this data sheet.
All analog is shut down and outputs are in a high-impedance mode during power-down state. Device digital cir-
cuitry is not shut down and consumes no power unless it is clocked, and even then only a minimal amount. The bit
code for these instructions is shown in Table 6.
The last unique Lattice instructions are ERASECFG (erase or clear CFG), ERASEUES (erase or clear the UES)
and CFGBE (erase or clear all user memory). These instructions set all the bits of their respective E
2
storage cells
to all zeros. Operation of the device is not interrupted during any of these instructions. The CFGBE is used to return
all user controlled bits to a zero state at the same time (CFG, UES and ESF) and is the only way to erase the ESF
bit. The condition after a CFGBE instruction is the default condition of parts shipped from the factory. The same
programming timing constraints apply to these instructions as for the PROG programming instructions listed above.
The bit code for these instructions are shown in Table 6. Important Note: Programming E
2
con
fi
guration memory
can only program ones into a device, not zeros. Erase instructions are required to change all bits to zero
fi
rst. The
normal sequence to re-program E
2
con
fi
guration memory is
fi
rst erase either the CFG or UES E
2
cells and then
program them with the desired bit sequence and PRG instructions.
Once again, the JTAG PROG, LATCHCFG, ERASE, POWERUP, POWERDN, RELOADCFG and ENCAL instruc-
tions do not execute until entry of the Run-Test/Idle state. All other instructions are executed in the Update-IR state,
allowing shifts and other operations to occur without having to leave the inner loop of the JTAG controller.
It is recommended that when all serial interface operations are completed, the TAP controller be reset and left in
the Test-Logic-Reset state (the power-up default) and the TCK and TMS inputs idled. This will insure the best ana-
log performance possible by minimizing the effects of digital logic “feed-through.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC80-01PI | In-System Programmable Analog Circuit |
| ISPPAC80-01SI | In-System Programmable Analog Circuit |
| ISPPAC81 | In-System Programmable Analog Circuit |
| ISPPAC81-01PI | In-System Programmable Analog Circuit |
| ISPPAC81-01SI | In-System Programmable Analog Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPAC80-01PI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC80-01SI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC81 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit |
| ISPPAC81-01PI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC81-01SI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復。