- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360998 > ISP1161A (NXP Semiconductors N.V.) Full-speed Universal Serial Bus single-chip host and device controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1161A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Full-speed Universal Serial Bus single-chip host and device controller |
| 中文描述： | 全速通用串行總線的單芯片主機(jī)和設(shè)備控制器 |
| 文件頁數(shù)： | 42/134頁 |
| 文件大?。?/td> | 587K |
| 代理商： | ISP1161A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁
Philips Semiconductors
ISP1161A
Full-speed USB single-chip host and device controller
Product data
Rev. 03 — 23 December 2004
42 of 134
9397 750 13962
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
In suspended state, the device will consume considerably less power by turning off
the internal 48 MHz clock, PLL and crystal, and setting the internal regulator to
power-down mode. The ISP1161A suspend and resume clock scheme is shown in
Figure 37
.
Remark:
The ISP1161A can only be put into a fully suspended state only after both
the HC and the DC go into suspend state. At this point, the crystal can be turned off
and the internal regulator can be put into power-down mode.
Pin H_SUSPEND is the sensing output pin for HC’s suspended state. When the HC
goes into USBSuspend state, this pin will output a HIGH level (logic 1). This pin is
cleared to LOW (logic 0) level only when the HC is put into a USBReset state or
USBOperational state (refer to the HcControl register bits 7 to 6, 01H - read, 81H -
write). Bit 11, SuspendClkNotStop, of the HcHardwareConfiguration register (20H -
read, A0H - write), defines if the HC internal clock is stopped or kept running when
the HC goes into USBSuspend state. After the HC enters the USBSuspend state for
1.3 ms, the internal clock will be stopped if bit SuspendClkNotStop is logic 0.
9.9.2
HC wake-up from suspended state
There are three methods to wake up the HC from the USBSuspend state: hardware
wake-up, software wake-up, and USB bus resume.
They are described as follows:
Wake-up by pin H_WAKEUP
Pins H_SUSPEND and H_WAKEUP provide a method of remote wake-up control
for the HC without the need to access the HC internal registers. H_WAKEUP is an
external wake-up control input pin for the HC. After the HC goes into USBSuspend
state, it can be woken up by sending a HIGH level pulse to pin H_WAKEUP. This
will turn on the HC’s internal clock, and set bit 6, ClkReady, of the Hc
μ
PInterrupt
register (24H - read, A4H - write).
Fig 37. ISP1161A suspend and resume clock scheme.
MGT958
On
On
XOSC_6MHz
(to DC PLL)
XOSC
On
VOLTAGE
REGULATOR
HC PLL
HC_ClkOk
HC_RawClk48M
HC_EnableClock
H_Wakeup (pin)
DC_EnableClock
CS (pin)
HC_NeedClock
PLL_Lock
PLL_ClkOut
On
DIGITAL
CLOCK
SWITCH
HC
CORE
HC_Clk48MOut
HcHardware Configuration
bit 11 (SuspendClkNotStop)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1161ABD | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161ABM | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161 | Full-speed Universal Serial Bus single-chip host and device controller |
| ISP1161A1 | Universal Serial Bus single-chip host and device controller |
| ISP1161A1BD | Universal Serial Bus single-chip host and device controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1161A1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus single-chip host and device controller |
| ISP1161A1BD | 功能描述:IC USB HOST/DEVICE CTRLR 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1161A1BD,118 | 功能描述:USB 接口集成電路 USB1.1 HOST &DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1161A1BD,151 | 功能描述:USB 接口集成電路 USB1.1 HOST &DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1161A1BD,157 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。