- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383154 > ISL6532 (Intersil Corporation) ACPI Regulator/Controller for Dual Channel DDR Memory Systems PDF資料下載
參數(shù)資料
| 型號： | ISL6532 |
| 廠商： | Intersil Corporation |
| 英文描述： | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| 中文描述： | ACPI的穩(wěn)壓器/雙通道DDR內(nèi)存控制器系統(tǒng) |
| 文件頁數(shù)： | 7/14頁 |
| 文件大小： | 365K |
| 代理商： | ISL6532 |
7
FB (Pin 11) and COMP (Pin 12)
The V
DDQ
switching regulator employs a single voltage
control loop. FB is the negative input to the voltage loop error
amplifier. The positive input of the error amplifier is
connected to a precision 0.8V reference and the output of
the error amplifier is connected to the COMP pin. The V
DDQ
output voltage is set by an external resistor divider
connected to FB. With a properly selected divider, V
DDQ
can
be set to any voltage between the power rail (reduced by
converter losses) and the 0.8V reference. Loop
compensation is achieved by connecting an AC network
across COMP and FB.
The FB pin is also monitored for under and over-voltage
events.
VDDQ (Pins 5, 6)
The V
DDQ
pins should be connected externally together to
the regulated V
DDQ
output. During S0/S1 states, the V
DDQ
pins serve as inputs to the V
TT
regulator and to the V
TT
Reference precision divider. During S3 (Suspend to RAM)
state, the V
DDQ
pins serve as an output from the integrated
standby LDO.
VTT (Pins 3, 4)
The VTT pins should be connected together. During S0/S1
states, the VTT pins serve as the outputs of the V
TT
linear
regulator. During any sleep state, the V
TT
regulator is
disabled.
VTTSNS (Pin 7)
VTTSNS is used as the feedback for control of the V
TT
linear
regulator. Connect this pin to the V
TT
output at the physical
point of desired regulation.
VREF_OUT (Pin 9)
VREF_OUT is a buffered version of V
TT
and also acts as the
reference voltage for the V
TT
linear regulator. It is
recommended that a minimum capacitance of 0.1
μ
F be
connected between V
DDQ
and VREF_OUT and also
between VREF_OUT and GND for proper operation.
VREF_IN (Pin 10)
A capacitor, C
SS
, connected between VREF_IN and ground
is required. This capacitor and the parallel combination of
the Upper and Lower Divider Impedance (R
U
||R
L
), sets the
time constant for the start up ramp when transitioning from
S3 to S0/S1/S2.
The minimum value for C
SS
can be found through the
following equation:
The calculated capacitance, C
SS
, will charge the output
capacitor bank on the V
TT
rail in a controlled manner without
reaching the current limit of the V
TT
LDO.
NCH (Pin 15)
NCH is an open-drain output that controls the MOSFET
blocking backfeed from V
DDQ
to the input rail during sleep
states. A 2k
or larger resistor is to be tied between the 12V
rail and the NCH pin. Until the voltage on the NCH pin
reaches the NCH trip level, the PWM is disabled.
If NCH is not actively utilized, it still must be tied to the 12V
rail through a resistor. For systems using 5V dual as the
input to the switching regulator, a time constant, in the form
of a capacitor, can be added to the NCH pad to delay start of
the PWM switcher until the 5V dual has switched from
5VSBY to 5VATX.
PGOOD (Power Good) (Pin 14)
Power Good is an open-drain logic output that changes to a
logic low if the V
TT
regulator is out of regulation in S0/S1/S2
state. PGOOD will always be low in any state other than
S0/S1/S2.
S5# (Pin 17)
This pin accepts the SLP_S5# sleep state signal.
S3# (Pin 16)
This pin accepts the SLP_S3# sleep state signal.
Functional Description
Overview
The ISL6532 provides complete control, drive, protection
and ACPI compliance for a regulator powering DDR memory
systems. It is primarily designed for computer applications
powered from an ATX power supply. A 250kHz Synchronous
Buck Regulator with a precision 0.8V reference provides the
proper Core voltage to the system memory of the computer.
An internal LDO regulator with the ability to both sink and
source current and an externally available buffered reference
that tracks the V
DDQ
output by 50% provides the V
TT
termination voltage.
ACPI compliance is realized through the SLP_S3 and
SLP_S5 sleep signals and through monitoring of the 12V
ATX bus.
Initialization
The ISL6532 automatically initializes upon receipt of input
power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the input bias supply voltages. The POR monitors
the bias voltage at the 5VSBY and P12V pins. The POR
function initiates soft-start operation after the bias supply
voltages exceed their POR thresholds.
ACPI State Transitions
Cold Start (S5/S4 to S0 Transition)
At the onset of a mechanical start, the ISL6532 receives it’s
bias voltage from the 5V Standby bus (5VSBY). As soon as
the SLP_S3 and SLP_S5 signals have transitioned HIGH,
C
SS
C
V
U
L
------------------------------------------------
>
ISL6532
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6532CR | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| ISL6532CR-T | PWM Control Circuit 16-PDIP 0 to 70 |
| ISL6532CRZ | PWM Control Circuit 16-PDIP 0 to 70 |
| ISL6532CRZ-T | PWM Control Circuit 16-SO 0 to 70 |
| ISL6536AIBZ-T | Four Channel Supervisory IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6532ACR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6532ACR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6532ACRZ | 功能描述:DC/DC 開關控制器 3-IN-1 DDRG W/NO OC FOR SPRINGDALE MBS RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK |
| ISL6532ACRZ-T | 功能描述:DC/DC 開關控制器 3-IN-1 DDRG W/NO OC SPRINGDALE MBS 28L RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK |
| ISL6532ACRZ-TK | 功能描述:DC/DC 開關控制器 3-IN-1 DDRG W/NO OC SPRINGDALE MBS 28L RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK |
發(fā)布緊急采購，3分鐘左右您將得到回復。