- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383133 > ISL5216KI (INTERSIL CORP) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號： | ISL5216KI |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196 |
| 封裝： | 12 X 12 MM, 0.80 MM PITCH, PLASTIC, BGA-196 |
| 文件頁數(shù)： | 29/65頁 |
| 文件大?。?/td> | 1384K |
| 代理商： | ISL5216KI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
29
of each slot is programmable as well as whether there will be
a sync generated with the time slot (the syncs are only
associated with the SD1 serial outputs). Any of seven types
of data or zeros can be chosen for each time slot. Eight bits
are used to specify the content and format of each slot.
As an example, suppose we wanted to output 32-bit I and Q
values from channels 0 and 1 into the SD1A serial data
output stream, we would program the following settings in
the channel’s serial data output control and content/format
registers:
Channel 0:
delay = 0 (IWA = 0014h, bits 11:0 = 0);
first data time slot = I, 32-bit, sync pulse generated
(IWA = 0015h, bits 7:0 = 0xC9);
second data time slot = Q, 32-bit, no sync pulse
(IWA = 0015h, bits 15:8 = 0x4A);
third through seventh data time slot = zero and no sync,
(IWA = 0015h, bits 31:16 = 0 and IWA = 0016h, bits
31:0 = 0);
enable the SD1A serial output for this channel in the serial
routing mask (IWA = 0014h, bit 16 = 1).
Channel 1:
delay = 64 (IWA = 1014h, bits 11:0 = 0x40);
first data time slot = I, 32-bit, sync pulse generated
(IWA = 1015h, bits 7:0 = 0xC9);
second data time slot = Q, 32-bit, no sync pulse
(IWA = 1015h, bits 15:8 = 0x4A);
third through seventh data time slot = zero and no sync,
(IWA = 1015h, bits 31:16 = 0 and IWA = 1016h, bits
31:0 = 0);
enable the SD1A serial output for this channel in the serial
routing mask (IWA = 1014h, bit 16 = 1).
The resulting order is CH0 I first, then CH0 Q, CH1 I, and
CH1 Q with sync pulses generated in the I data slots. The
position of the sync pulses relative to the data slot may be
programmed with IWA register *014h bits 25:24.
Setting delay = 64 offsets channel 1’s 32-bit I and Q data by
64 clocks so that it immediately follows the 64 bits of data
from channel 0. In this way channel 1’s first and second time
slots follow channel 0’s second time slot.
Instead of using the delay to offset channel 1’s data, channel
0 could have been configured to output 32 bits of I in the first
slot, 32 bits of Q in the second slot, 32 bits of zeros in the
third slot and 32 bits of zeros in the fourth slot. Channel 1
could then be configured to output 32 bits of zeros in the first
and second slots, 32 bits of I in the third slot and 32 bits of Q
in the fourth slot. As the channel outputs are OR’d together,
the zero slots do not interfere with data slots.
The ISL5216 Microprocessor (
μ
P) interface consists of a
16-bit bidirectional data bus, P(15:0), three address pins,
ADD(2:0), a write strobe (WR), a read strobe (RD) and a
chip enable (CE). Indirect addressing is used for control and
configuration of the ISL5216. The control and configuration
data to be loaded is first written to a 32-bit holding register at
direct (external) addresses ADD(2:0) = 0 and 1, 16 bits at a
time. The data is then transferred to the target register,
synchronous to the clock, by writing the indirect (internal)
address of the target register to direct (external) address 2,
ADD(2:0) = 2. The interface generates a synchronous one
clock cycle wide strobe to transfer the data contained in the
holding register to the target register. The synchronization
and write process requires four clock periods. New data
should
not
be written to the holding register until after the
synchronization period is over.
ISL5216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5216 | Four-Channel Programmable Digital DownConverter |
| ISL5217EVAL1 | Quad Programmable Up Converter |
| ISL5217KI | Quad Programmable Up Converter |
| ISL5217 | Quad Programmable Up Converter |
| ISL5217KIZ | Quad Programmable Up Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5216KI-1 | 功能描述:上下轉(zhuǎn)換器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,1.OMM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5216KI-1Z | 功能描述:上下轉(zhuǎn)換器 W/ANL QD DIG DWNCNVRTR 1 OM PITCH RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5216KIZ | 功能描述:上下轉(zhuǎn)換器 W/ANNEAL QD DIGTL DWNCNVRTR IND TEMP RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5217 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。