參數(shù)資料
型號： ISL51002CQZ-110
廠商： Intersil
文件頁數(shù)： 6/33頁
文件大?。?/td> 0K
描述： IC FRONT END 10BIT VID 128-MQFP
標(biāo)準(zhǔn)包裝： 66
位數(shù)： 10
通道數(shù)： 3
功率（瓦特）： 1.2W
電壓 - 電源，模擬： 1.8V，3.3V
電壓 - 電源，數(shù)字： 1.8V，3.3V
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-MQFP（14x20）
包裝： 托盤
14
FN6164.3
February 29, 2012
CONFIGURATION REGISTERS
0x10
Input Configuration,
(0x00)
1:0
Input Channel Select
Sets video muxes as well as HSYNC, VSYNC, and SOG input
muxes.
0: CH0
1: CH1
2: CH2 (single-ended mode only)
3: Reserved - do not use
2
Differential Mode Enable
0: Single-Ended Mode
1: Differential Mode
3
DC Coupled Input Enable
0: AC-coupled Inputs
1: DC-coupled Inputs
4
RGB YUV
0: RGB inputs (Clamp DAC = 300mV for R, G, B, half scale
analog shift for R, G, and B, base ABLC target code = 0x00
for R, G, and B)
1: YPbPr inputs (Clamp DAC = 600mV for R and B, 300mV for
G, half scale analog shift for G channel only, base ABLC
target code = 0x00 for G, = 0x80 for R and B)
5
High Voltage Enable
0: Normal Input Range
1: Expanded 2.2V Input Range
6
EXT Clamp SEL
0: Internal CLAMP generation
1: External CLAMP source
7
EXT Clamp POL
0: Active high external CLAMP
1: Active low external CLAMP
0x11
Sync Source Selection,
(0x00)
0
Sync Select
0: Automatic (HSYNC, VSYNC sources selected based on
sync activity. Multiplexer settings chosen are displayed in
the Input Characteristics register.)
1: Manual (bits 1and 2 determine HSYNC and VSYNC source)
1
HSYNC Source
0: HSYNC input pin
1: SOG
2
VSYNC Source
0: VSYNC input pin
1: Sync Separator output
0x12
Red Gain MSB, (0x55)
7:0
Red Gain MSB
Red channel gain, where: gain (V/V) = 0.5 + [9:0]/682
MSB/LSB
0x00 00: gain = 0.5 V/V (1.4VP-P input = full range of ADC)
0x55 00: gain = 1.0 V/V (0.7VP-P input = full range of ADC)
0xFF C0: gain = 2.0 V/V (0.35VP-P input = full range of ADC)
0x13
Red Gain LSB, (0x00)
5:0
N/A
7:6
Red Gain LSB
2 LSBs of 10-bit gain word
0x14
Green Gain MSB, (0x55)
7:0
Green Gain MSB
See Red Gain
0x15
Green Gain LSB, (0x00)
5:0
N/A
7:6
Green Gain LSB
See Red Gain
0x16
Blue Gain MSB, (0x55)
7:0
Blue Gain MSB
See Red Gain
0x17
Blue Gain LSB, (0x00)
5:0
N/A
7:6
Blue Gain LSB
See Red Gain
0x18
Red Offset MSB, (0x80)
7:0
Red Offset MSB
ABLC off: upper 8-bits to Red offset DAC
ABLC enabled: Red digital offset
0x00 00 = min DAC value or -0x80 digital offset
0x80 00 = mid DAC value or 0x00 digital offset,
0xFF C0 = max DAC value or +0x7F digital offset
Register Listing (Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相關(guān)PDF資料
PDF描述
ISL5314IN IC SYNTHESIZER DIGITAL 48-MQFP
ISL55100AIRZ-T IC COMP DRVR/WINDOW 18V 72-QFN
ISL55100BIRZ IC COMP DRVR/WINDOW 18V 72-QFN
ISL5627INZ IC DAC DUAL 8BIT 3.3V 48-LQFP
ISL5629/2INZ IC DAC 8BIT CMOS DUAL 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL51002CQZ-150 制造商:Intersil Corporation 功能描述:AFE VID 3ADC 10-BIT 1.8V/3.3V 128MQFP EP - Trays 制造商:Intersil 功能描述:10 BIT VID AFE MEASURE&AUTO-ADJUST 制造商:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002CQZ-165 功能描述:IC FRONT END 10BIT VID 128-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
ISL51002EVALZ 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002-EVALZ 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL5100A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*