ANALOG VIDEO INPUT CHARACTERISTICS (RIN0-2, G
參數(shù)資料
型號： ISL51002CQZ-110
廠商： Intersil
文件頁數(shù)： 29/33頁
文件大?。?/td> 0K
描述： IC FRONT END 10BIT VID 128-MQFP
標(biāo)準(zhǔn)包裝： 66
位數(shù)： 10
通道數(shù)： 3
功率（瓦特）： 1.2W
電壓 - 電源，模擬： 1.8V，3.3V
電壓 - 電源，數(shù)字： 1.8V，3.3V
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-MQFP（14x20）
包裝： 托盤
5
FN6164.3
February 29, 2012
ANALOG VIDEO INPUT CHARACTERISTICS (RIN0-2, GIN0-2, BIN0-2)
Input Range
0.35
0.7
2.2
VP-P
Input Bias Current
DC restore clamp off
±0.01
±1
A
Input Capacitance
5pF
Full Power Bandwidth
Programmable
10 to 450
MHz
SOG INPUT CHARACTERISTICS (SOGIN0-2)
Sync Tip Clamp
600
mV
SOG Pull Down
1A
VIH/VIL
Input Threshold Voltage
(relative to bottom of sync tip)
Programmable - See Register Listing for Details
0 to 0.3
V
Input Capacitance
5pF
HSYNC INPUT CHARACTERISTICS (HSYNCIN0-2)
VIH/VIL
Input Threshold Voltage
Programmable - See Register Listing for Details
0.4 to 3.2
V
Hysteresis
Centered around threshold voltage
240
mV
I
Input Leakage Current (Note 6)
±10
nA
CIN
Input Capacitance
5pF
DIGITAL INPUT CHARACTERISTICS (ALL DIGITAL INPUT PINS EXCEPT SCL, VSYNCIN0-2)
VIH
Input High Voltage
2.0
V
VIL
Input Low Voltage
0.8
V
I
Input Leakage Current (Note 6)
RESET has a 65k
Ω pull-up to VD3.3
±10
nA
CIN
Input Capacitance
5pF
SCHMITT DIGITAL INPUT CHARACTERISTICS (SCL, VSYNCIN0-2)
VT+
Low To High Threshold Voltage
1.45
V
VT-
High To Low Threshold Voltage
0.95
V
I
Input Leakage Current
±10
nA
CIN
Input Capacitance
5pF
DIGITAL OUTPUT CHARACTERISTICS (ALL OUTPUT PINS EXCEPT INT AND SDA)
VOH
Output HIGH Voltage, IO = 8mA
2.4
V
VOL
Output LOW Voltage, IO = -8mA
0.4
V
DIGITAL OUTPUT CHARACTERISTICS (INT)
VOL
Output LOW Voltage, IO = -8mA
Open-drain, with 65k
Ω pull-up to VD3.3
0.4
V
DIGITAL OUTPUT CHARACTERISTICS (SDA)
VOL
Output LOW Voltage, IO = -4mA
Open-drain
0.4
V
POWER SUPPLY REQUIREMENTS
VA3.3
Analog Supply Voltage, 3.3V
Includes VPLLA3.3
3.0
3.3
3.6
V
VA1.8
Analog Supply Voltage, 1.8V
1.65
1.8
2.0
V
VD3.3
Digital Supply Voltage, 3.3V
3.0
3.3
3.6
V
VD1.8
Digital Supply Voltage, 1.8V
Includes VADCD1.8, VPLLD1.8
1.65
1.8
2.0
V
Electrical Specifications
Specifications apply for VA3.3 = VD3.3 = VPLLA3.3 = 3.3V, VA1.8 = VD1.8 = VPLLD1.8 = VADCD1.8 = 1.8V,
pixel rate = 110MHz for ISL51002-110, 150MHz for ISL51002-150, 165MHz for ISL51002-165, fXTAL = 25MHz,
and TA = +0°C to +70°C, unless otherwise specified. Boldface limits apply over the operating temperature
range, 0°C to +70°C. (Continued)
SYMBOL
PARAMETER
TEST LEVEL or NOTES
MIN
(Note 8)
TYP
MAX
(Note 8)
UNITS
ISL51002
相關(guān)PDF資料
PDF描述
ISL5314IN IC SYNTHESIZER DIGITAL 48-MQFP
ISL55100AIRZ-T IC COMP DRVR/WINDOW 18V 72-QFN
ISL55100BIRZ IC COMP DRVR/WINDOW 18V 72-QFN
ISL5627INZ IC DAC DUAL 8BIT 3.3V 48-LQFP
ISL5629/2INZ IC DAC 8BIT CMOS DUAL 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL51002CQZ-150 制造商:Intersil Corporation 功能描述:AFE VID 3ADC 10-BIT 1.8V/3.3V 128MQFP EP - Trays 制造商:Intersil 功能描述:10 BIT VID AFE MEASURE&AUTO-ADJUST 制造商:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002CQZ-165 功能描述:IC FRONT END 10BIT VID 128-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
ISL51002EVALZ 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002-EVALZ 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL5100A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*