- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45378 > IR80C52TXXX-16SHXXX:RD (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號： | IR80C52TXXX-16SHXXX:RD |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁數(shù)： | 115/182頁 |
| 文件大?。?/td> | 2994K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當(dāng)前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁
38
1477K–AVR–08/10
ATtiny26(L)
The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corre-
sponding interrupt mask is set (one). The activity on the external INT0 pin that activates the
interrupt is defined in the following table.
Note:
1. When changing the ISC10/ISC00 bits, INT0 must be disabled by clearing its Interrupt Enable
bit in the GIMSK Register. Otherwise an interrupt can occur when the bits are changed.
Idle Mode
When the SM1..0 bits are written to “00”, the SLEEP instruction makes the MCU enter Idle
mode, stopping the CPU but allowing Analog Comparator, ADC, USI, Timer/Counters, Watch-
dog, and the interrupt system to continue operating. This sleep mode basically halts clkCPU and
clkFLASH, while allowing the other clocks to run.
Idle mode enables the MCU to wake up from external triggered interrupts as well as internal
ones like the Timer Overflow and USI Start and Overflow interrupts. If wake-up from the Analog
Comparator interrupt is not required, the Analog Comparator can be powered down by setting
the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce
power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when
this mode is entered.
ADC Noise
Reduction Mode
When the SM1..0 bits are written to “01”, the SLEEP instruction makes the MCU enter ADC
Noise Reduction mode, stopping the CPU but allowing the ADC, the External Interrupts, the USI
start condition detection, and the Watchdog to continue operating (if enabled). This sleep mode
basically halts clkI/O, clkCPU, and clkFLASH, while allowing the other clocks to run.
This improves the noise environment for the ADC, enabling higher resolution measurements. If
the ADC is enabled, a conversion starts automatically when this mode is entered. Apart form the
ADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset, a Brown-out
Reset, USI start condition interrupt, an EEPROM ready interrupt, an External Level Interrupt on
INT0, or a pin change interrupt can wake up the MCU from ADC Noise Reduction mode.
Power-down Mode When the SM1..0 bits are written to “10”, the SLEEP instruction makes the MCU enter Power-
down mode. In this mode, the External Oscillator is stopped, while the External Interrupts, the
USI start condition detection, and the Watchdog continue operating (if enabled). Only an Exter-
nal Reset, a Watchdog Reset, a Brown-out Reset, USI start condition interrupt, an External
Level Interrupt on INT0, or a pin change interrupt can wake up the MCU. This sleep mode basi-
cally halts all generated clocks, allowing operation of asynchronous modules only.
When waking up from Power-down mode, there is a delay from the wake-up condition occurs
until the wake-up becomes effective. This allows the clock to restart and become stable after
having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the
reset time-out period, as described in “Clock Sources” on page 25.
Note that if a level triggered external interrupt or pin change interrupt is used from Power-down
mode, the changed level must be held for some time to wake up the MCU. This makes the MCU
less sensitive to noise.
Table 18. Interrupt 0 Sense Control(1)
ISC01
ISC00
Description
0
The low level of INT0 generates an interrupt request.
0
1
Any change on INT0 generates an interrupt request.
1
0
The falling edge of INT0 generates an interrupt request.
1
The rising edge of INT0 generates an interrupt request.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MR80C32-25/883R | 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52CXXX-12SBR | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| MR80C32-16SC | 8-BIT, 16 MHz, MICROCONTROLLER, CQCC44 |
| MD80C32-30SCD | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| MR83C154TXXX-20P883R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IR80C86-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR-820 | 制造商:BOWEI 制造商全稱:BOWEI 功能描述:Image Rejection Mixers |
| IR8200 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:3A, 55V DMOS H-BRIDGE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。